

REVISIONS

LTR	DESCRIPTION	DATE (YR-MO-DA)	APPROVED
A	Update document paragraphs to current requirements. - ro	24-09-11	J. ESCHMEYER



Prepared in accordance with ASME Y14.24

Vendor Item Drawing

Revision Status of Sheets

REV																				
SHEET																				
REV	A	A	A	A	A	A	A	A	A	A	A	A	A							
SHEET	1	2	3	4	5	6	7	8	9	10	11	12	13	14						

<b>PMIC N/A</b>  Original date of drawing  YY-MM-DD 19-02-12	<b>PREPARED BY</b> RICK OFFICER		<b>DLA LAND AND MARITIME</b> COLUMBUS, OHIO 43218-3990 <a href="https://www.dla.mil/landandmaritime">https://www.dla.mil/landandmaritime</a>	
	<b>CHECKED BY</b> RAJESH PITHADIA		<b>TITLE</b> MICROCIRCUIT, LINEAR, HIGH VOLTAGE ISOLATED GATE DRIVER WITH INTERNAL MILLER CLAMP, 2.3 AMP OUTPUT, MONOLITHIC SILICON	
	<b>APPROVED BY</b> CHARLES F. SAFFLE		<b>DWG NO.</b>  <b>V62/19601</b>	
	<b>SIZE</b> A	<b>CAGE CODE</b> 16236	<b>PAGE</b> 1 OF 14	
	<b>REV</b> A			

1. SCOPE

1.1 Scope. This drawing documents the general requirements of a high performance high voltage, isolated gate driver with internal Miller clamp 2.3 amp output microcircuit, with an operating temperature range of -55°C to +125°C.

1.2 Vendor Item Drawing Administrative Control Number. The manufacturer's PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation:

<u>V62/19601</u> Drawing number	-	<u>01</u> Device type (See 1.2.1)	<u>X</u> Case outline (See 1.2.2)	<u>E</u> Lead finish (See 1.2.3)
---------------------------------------	---	---	---	--

1.2.1 Device type.

<u>Device type</u>	<u>Generic</u>	<u>Circuit function</u>
01	ADuM4121-1-EP	Isolated gate driver with internal Miller clamp 2.3 amp output

1.2.2 Case outline. The case outline are as specified herein.

<u>Outline letter</u>	<u>Number of pins</u>	<u>JEDEC PUB 95</u>	<u>Package style</u>
X	8	See figure 1	Small outline package

1.2.3 Lead finishes. The lead finishes are as specified below or other lead finishes as provided by the device manufacturer:

<u>Finish designator</u>	<u>Material</u>
A	Hot solder dip
B	Tin-lead plate
C	Gold plate
D	Palladium
E	Gold flash palladium
F	Tin-lead alloy (BGA/CGA)
Z	Other

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CAGE CODE 16236</b>	<b>DWG NO. V62/19601</b>
		REV A	PAGE 2

1.3 Absolute maximum ratings. 1/

Supply voltages:

VDD1 to GND1 ..... -0.3 V to +7 V  
 VDD2 to GND2 ..... -0.3 V to +40 V

Input voltages:

+VI, -VI ..... -0.3 V to +7 V 2/  
 VCLAMP ..... -0.3 V to VDD2 + 0.3 V 3/

Output voltage:

VOUT ..... -0.3 V to VDD2 + 0.3 V 3/

Common mode transients |CM| ..... -200 kV/μs to +200 kV/μs 4/

Storage temperature range (TSTG) ..... -55°C to +150°C

Junction temperature range (TJ) ..... -55°C to +125°C

Thermal resistance, junction to ambient (θJA) ..... 104.2°C/W 5/

1.4 Recommended operating conditions. 6/

Supply voltages:

VDD1 to GND1 ..... 2.5 V to 6.5 V  
 VDD2 to GND2 ..... 7.5 V to 35 V

Junction temperature range (TJ) ..... -55°C to +125°C

1.5 Package characteristics.

Resistance (input side to high side output) (RIO) ..... 10<sup>12</sup> Ω typical 7/

Capacitance (input side to high side output) (CIO) ..... 2.0 pF typical 7/

Input capacitance (CI) ..... 4.0 pF typical

- 
- 1/ Stresses beyond those listed under “absolute maximum rating” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
  - 2/ Rating assumes VDD1 is above 2.5 V, +VI and -VI are rated up to 6.5 V when VDD1 is unpowered.
  - 3/ Referenced to GND2, maximum of 40 V.
  - 4/ |CM| refers to common mode transients across the insulation barrier. Common mode transients exceeding the absolute maximum rating can cause latch up or permanent damage.
  - 5/ Test condition 1: thermal impedance simulated values are based on a 4 layer printed circuit board (PCB).
  - 6/ Use of this product beyond the manufacturers design rules or stated parameters is done at the user’s risk. The manufacturer and/or distributor maintain no responsibility or liability for product used beyond the stated limits.
  - 7/ The device is considered a two-terminal device: pin 1 through pin 4 are shorted together, and pin 5 through pin 8 are shorted together.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CAGE CODE 16236</b>	<b>DWG NO. V62/19601</b>
		<b>REV A</b>	<b>PAGE 3</b>

1.6 Maximum continuous working voltage. 8/

Parameter	Rating	Unit	Constraint
AC voltage			
Bipolar waveform			
Basic insulation	849	V peak	50 year minimum insulation lifetime.
Reinforced insulation	789	V peak	Lifetime limited by package creepage maximum approved working voltage per IEC 60950-1.
Unipolar waveform			
Basic insulation	1698	V peak	50 year minimum insulation lifetime.
Reinforced insulation	849	V peak	50 year minimum insulation lifetime.
DC voltage			
Basic insulation	1118	V peak	Lifetime limited by package creepage maximum approved working voltage per IEC 60950-1.
Reinforced insulation	558	V peak	Lifetime limited by package creepage maximum approved working voltage per IEC 60950-1.

8/ Maximum continuous working voltage refers to continuous voltage magnitude imposed across the isolation barrier. See the manufacturer's data sheet for more details.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CAGE CODE 16236</b>	<b>DWG NO. V62/19601</b>
		REV A	PAGE 4

## 2. APPLICABLE DOCUMENTS

International Electrotechnical Commission

IEC 60950-1 – Information Technology Equipment - Safety

(Copies of these documents are available online at <https://www.iec.ch>.)

JEDEC Solid State Technology Association

JEDEC PUB 95 – Registered and Standard Outlines for Semiconductor Devices

(Copies of these documents are available online at <https://www.jedec.org>.)

## 3. REQUIREMENTS

3.1 Marking. Parts shall be permanently and legibly marked with the manufacturer's part number as shown in 6.3 herein and as follows:

- A. Manufacturer's name, CAGE code, or logo
- B. Pin 1 identifier
- C. ESDS identification (optional)

3.2 Unit container. The unit container shall be marked with the manufacturer's part number and with items A and C (if applicable) above.

3.3 Electrical characteristics. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.

3.4 Design, construction, and physical dimension. The design, construction, and physical dimensions are as specified herein.

3.5 Diagrams.

3.5.1 Case outline. The case outline shall be as shown in 1.2.2 and figure 1.

3.5.2 Terminal connections. The terminal connections shall be as shown in figure 2.

3.5.3 Truth table. The truth table shall be as shown in figure 3.

3.5.4 Logic diagram. The logic diagram shall be as shown in figure 4.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CAGE CODE 16236</b>	<b>DWG NO. V62/19601</b>
		REV A	PAGE 5

TABLE I. Electrical performance characteristics. 1/

Test	Symbol	Conditions <u>2/</u>	Temperature, T <sub>J</sub>	Device type	Limits		Unit
					Min	Max	
DC specifications							
High side power supply							
VDD2 Input voltage	VDD2		-55°C to +125°C	01	7.5	35	V
VDD2 Quiescent input current	IDD2(Q)		+25°C	01	2.3 typical		mA
			-55°C to +125°C			2.7	
VDD1 Input voltage	VDD1		-55°C to +125°C	01	2.5	6.5	V
Input current	IDD1	+V <sub>I</sub> = high, -V <sub>I</sub> = low	+25°C	01	3.6 typical		mA
			-55°C to +125°C			5	
Logic inputs (+V <sub>I</sub> , -V <sub>I</sub> )							
Input current	+I <sub>I</sub> , -I <sub>I</sub>		+25°C	01	0.01 typical		μA
			-55°C to +125°C		-1	+1	
Input voltage, logic high	V <sub>IH</sub>	2.5 V ≤ VDD1 ≤ 5 V	-55°C to +125°C	01	0.7 x VDD1		V
		VDD1 > 5 V			3.5		
Input voltage, logic low	V <sub>IL</sub>	2.5 V ≤ VDD1 ≤ 5 V	-55°C to +125°C	01		0.3 x VDD1	V
		VDD1 > 5 V				1.5	
Undervoltage lockout (UVLO)							
VDD1, Positive going threshold	+VVDD1UV		+25°C	01	2.45 typical		V
			-55°C to +125°C			2.5	
VDD1, Negative going threshold	-VVDD1UV		+25°C	01	2.35 typical		V
			-55°C to +125°C		2.3		
VDD1, Hysteresis	VVDD1UVH		+25°C	01	0.1 typical		V

See footnotes at end of table.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CAGE CODE 16236</b>	<b>DWG NO. V62/19601</b>
		REV A	PAGE 6

TABLE I. Electrical performance characteristics – Continued. 1/

Test	Symbol	Conditions 2/	Temperature, T <sub>J</sub>	Device type	Limits		Unit
					Min	Max	
Undervoltage lockout (UVLO) - continued.							
VDD2, Positive going threshold	+VVDD2UV		+25°C	01	7.3 typical		V
			-55°C to +125°C			7.5	
VDD2, Negative going threshold	-VVDD2UV		+25°C	01	7.1 typical		V
			-55°C to +125°C		6.9		
VDD2 Hysteresis	VVDD2UVH		+25°C	01	0.2 typical		V
Internal NMOS gate resistance	RDSON_N	Tested at 250 mA, VDD2 = 15 V	+25°C	01	0.6 typical		Ω
			-55°C to +125°C			1.6	
		Tested at 1 A, VDD2 = 15 V	+25°C		0.6 typical		
			-55°C to +125°C			1.6	
Internal PMOS gate resistance	RDSON_P	Tested at 250 mA, VDD2 = 15 V	+25°C	01	0.8 typical		Ω
			-55°C to +125°C			1.8	
		Tested at 1 A, VDD2 = 15 V	+25°C		0.8 typical		
			-55°C to +125°C			1.8	
Internal Miller clamp resistance	RDSON_MILLER	Tested at 200 mA, VDD2 = 15 V	+25°C	01	0.8 typical		Ω
			-55°C to +125°C			2	
Miller clamp voltage threshold	VCLP_TH	Referenced to GND <sub>2</sub> , VDD2 = 15 V	+25°C	01	2 typical		V
			-55°C to +125°C		1.75	2.25	
Peak current	IPK	4 Ω gate resistance, VDD2 = 12 V	+25°C	01	2.3 typical		A

See footnotes at end of table.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CAGE CODE 16236</b>	<b>DWG NO. V62/19601</b>
		REV A	PAGE 7

TABLE I. Electrical performance characteristics – Continued. 1/

Test	Symbol	Conditions <u>2/</u>	Temperature, T <sub>J</sub>	Device type	Limits		Unit
					Min	Max	
Switching specifications							
Pulse width	PW	CL = 2 nF, VDD2 = 15 V, <u>3/</u> RGON = RGOFF = 5 Ω	-55°C to +125°C	01	50		ns
Propagation delay, rising edge	tDLH	CL = 2 nF, VDD2 = 15 V, <u>4/</u> RGON = RGOFF = 5 Ω	+25°C	01	32 typical		ns
			-55°C to +125°C		22	42	
Propagation delay, falling edge	tDHL	CL = 2 nF, VDD2 = 15 V, <u>4/</u> RGON = RGOFF = 5 Ω	+25°C	01	38 typical		ns
			-55°C to +125°C		30	53	
Skew	tPSK	CL = 2 nF, VDD2 = 15 V, <u>5/</u> RGON = RGOFF = 5 Ω	-55°C to +125°C	01		22	ns
Skew, fall edge	tPSKHL	CL = 2 nF, VDD2 = 15 V, <u>5/ 6/</u> RGON = RGOFF = 5 Ω	-55°C to +125°C	01		12	ns
Skew, rising edge	tPSKLH	CL = 2 nF, VDD2 = 15 V, <u>5/ 7/</u> RGON = RGOFF = 5 Ω	-55°C to +125°C	01		15	ns
Pulse width distortion	tPWD	CL = 2 nF, VDD2 = 15 V, RGON = RGOFF = 5 Ω	+25°C	01	7 typical		ns
			-55°C to +125°C			13	
Output rise/fall time (10% to 90%)	tR / tF	CL = 2 nF, VDD2 = 15 V, RGON = RGOFF = 5 Ω	+25°C	01	18 typical		ns
			-55°C to +125°C		11	26	
Common mode transient immunity (CMTI)							
Static CMTI <u>8/</u>		VCM = 1500 V	-55°C to +125°C	01	150		kV/μs
Dynamic CMTI <u>9/</u>		VCM = 1500 V	-55°C to +125°C	01	150		kV/μs

See footnotes at end of table.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CAGE CODE 16236</b>	<b>DWG NO. V62/19601</b>
		REV A	PAGE 8



TABLE I. Electrical performance characteristics – Continued.

- 1/ Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design.
- 2/ Unless otherwise specified, low-side voltages referenced to GND1. High side voltages referenced to GND2;  $2.5\text{ V} \leq V_{DD1} \leq 6.5\text{ V}$ ;  $7.5\text{ V} \leq V_{DD2} \leq 35\text{ V}$ ,  $T_J = -55^\circ\text{C}$  to  $+125^\circ\text{C}$ . All minimum/maximum specifications apply over the entire recommended operating range. Unless otherwise specified, all typical specifications are at  $T_J = 25^\circ\text{C}$ ,  $V_{DD1} = 5.0\text{ V}$ ,  $V_{DD2} = 15\text{ V}$ .
- 3/ RGON and RGOFF are the external gate resistors in the text.
- 4/ tDLH propagation delay is measured from the time of the input rising logic high threshold,  $V_{IH}$ , to the output rising 10% threshold of the  $V_{OUT}$  signal. tDHL propagation delay is measured from the input falling logic low threshold,  $V_{IL}$ , to the output falling 90% threshold of the  $V_{Ox}$  signal. See the manufacturer's data sheet for waveforms of the propagation delay parameters.
- 5/ tPSK is the magnitude of the worst case difference in tDLH and/or tDHL that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions. See the manufacturer's data sheet for waveforms of the propagation delay parameters.
- 6/ tPSKHL is the magnitude of the worst case difference in tDHL that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions. See the manufacturer's data sheet for waveforms of the propagation delay parameters.
- 7/ tPSKLH is the magnitude of the worst case difference in tDLH that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions. See the manufacturer's data sheet for waveforms of the propagation delay parameters.
- 8/ Static common-mode transient immunity (CMTI) is defined as the largest  $dv/dt$  between GND1 and GND2, with inputs held either high or low, such that the output voltage remains either above  $0.8 \times V_{DD2}$  for output high or  $0.8\text{ V}$  for output low. Operation with transients above recommended levels can cause momentary data upsets.
- 9/ Dynamic common-mode transient immunity (CMTI) is defined as the largest  $dv/dt$  between GND1 and GND2 with the switching edge coincident with the transient test pulse. Operation with transients above the recommended levels can cause momentary data upsets.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CAGE CODE 16236</b>	<b>DWG NO. V62/19601</b>
		REV A	PAGE 9

Case X




FIGURE 1. Case outline.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/19601
		REV A	PAGE 10

Case X - continued

Symbol	Dimensions					
	Inches			Millimeters		
	Minimum	Nominal	Maximum	Minimum	Nominal	Maximum
A	.0925	.0984	.1043	2.35	2.50	2.65
A1	.0039	.0078	.0118	0.10	0.20	0.30
A2	.0885	.0925	.0964	2.25	2.35	2.45
b	.0122	.0161	.0200	0.31	0.41	0.51
c	.0078	.0106	.0129	0.20	0.27	0.33
D	.2224	.2303	.2381	5.65	5.85	6.05
e	.0499 BSC			1.27 BSC		
E	.2913	.2952	.2992	7.40	7.50	7.60
E1	.3980	.4059	.4137	10.11	10.31	10.51
L	.0157	.0228	.0295	0.40	0.58	0.75

NOTE:

1. Controlling dimensions are millimeter, inch dimensions are given for reference only.

FIGURE 1. Case outline - Continued.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CAGE CODE 16236</b>	<b>DWG NO. V62/19601</b>
		REV A	PAGE 11

Device type	01	
Case outline	X	
Terminal number	Terminal symbol	Description
1	VDD1	Supply voltage for isolator side 1
2	+VI	Noninverting gate drive logic input.
3	-VI	Inverting gate drive logic input.
4	GND1	Ground 1. This pin is the ground reference for isolator side 1.
5	GND2	Ground 2. This pin is the ground reference for isolator side 2.
6	CLAMP	Miller clamp and gate voltage sense. Connect this pin directly to the gate being driven.
7	VOUT	Gate drive output. Connect this pin to the gate being driven through an external series resistor.
8	VDD2	Supply voltage for isolator side 2.

FIGURE 2. Terminal connections.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CAGE CODE 16236</b>	<b>DWG NO. V62/19601</b>
		REV A	PAGE 12

-V <sub>I</sub>	+V <sub>I</sub>	VDD1 state	VDD2 state	VOUT output
Don't care	Low	Powered	Powered	Low
Low	High	Powered	Powered	High
High	Don't care	Powered	Powered	Low
Don't care	Don't care	Unpowered	Powered	Low
Don't care	Don't care	Powered	Unpowered	Low SEE NOTE

NOTE: The output is low, but not actively driven because the device is not powered.

FIGURE 3. Truth table.




FIGURE 4. Logic diagram.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/19601
		REV A	PAGE 13

4. VERIFICATION

4.1 Product assurance requirements. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable.

5. PREPARATION FOR DELIVERY

5.1 Packaging. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturer’s standard commercial practices for electrostatic discharge sensitive devices.

6. NOTES

6.1 ESDS. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum.

6.2 Configuration control. The data contained herein is based on the salient characteristics of the device manufacturer’s data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided.

6.3 Suggested source(s) of supply. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item. DLA Land and Maritime maintains an online database of all current sources of supply at <https://landandmaritimeapps.dla.mil/programs/smcr/>.

Vendor item drawing administrative control number <u>1/</u>	Device manufacturer CAGE code	Mode of transportation and quantity	Top side marking	Vendor part number
V62/19601-01XE	24355	Tube, 80 units	4121	ADUM4121-1TRIZ-EP
		Reel, 1500 units	4121	ADUM4121-1TRIZ-EPR

1/ The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation.

CAGE code

24355

Source of supply

Analog Devices  
 Route 1 Industrial Park  
 P.O. Box 9106  
 Norwood, MA 02062  
 Point of contact: 20 Alpha Road  
 Chelmsford, MA 01824-4123

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CAGE CODE 16236</b>	<b>DWG NO. V62/19601</b>
		REV A	PAGE 14