

REVISIONS

LTR	DESCRIPTION	DATE (YR-MO-DA)	APPROVED
A	Update document paragraphs to current requirements. - ro	22-02-18	J. Eschmeyer



Prepared in accordance with ASME Y14.24

Vendor Item Drawing

Revision Status of Sheets


REV																				
SHEET																				
REV	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A			
SHEET	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17			

<b>PMIC N/A</b>  Original date of drawing YY-MM-DD 16-08-25	<b>PREPARED BY</b> Phu H. Nguyen		<b>DLA LAND AND MARITIME</b> <b>COLUMBUS, OHIO 43218-3990</b> <a href="https://www.dla.mil/landandmaritime">https://www.dla.mil/landandmaritime</a>																	
	<b>CHECKED BY</b> Phu H. Nguyen		<b>TITLE</b> MICROCIRCUIT, LINEAR, 1 pC CHARGE INJECTION, 100 pA LEAKAGE, CMOS, ±5 V/5 V/3 V, QUAD SPST SWITCHES, MONOLITHIC SILICON																	
	<b>APPROVED BY</b> Thomas M. Hess		<b>DWG NO.</b> <b>V62/16617</b>																	
	<b>SIZE</b> A	<b>CAGE CODE</b> <b>16236</b>		<b>PAGE</b> 1 OF 17																
	<b>REV</b>		A																	

1. SCOPE

1.1 Scope. This drawing documents the general requirements of a high performance 1 pC Charge injection, 100 pA leakage, CMOS,  $\pm 5$  V/5 V/3 V, quad SPST switches microcircuit, with an operating temperature range of -55°C to +125°C.

1.2 Vendor Item Drawing Administrative Control Number. The manufacturer's PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation:



1.2.1 Device type(s).

<u>Device type</u>	<u>Generic</u>	<u>Circuit function</u>
01	ADG613-EP	1 pC Charge injection, 100 pA leakage, CMOS $\pm 5$ V/5 V/3 V, quad SPST switches

1.2.2 Case outline(s). The case outline(s) are as specified herein.

<u>Outline letter</u>	<u>Number of pins</u>	<u>JEDEC PUB 95</u>	<u>Package style</u>
X	16	JEDEC MO-153-AB	16 lead thin shrink small outline package

1.2.3 Lead finishes. The lead finishes are as specified below or other lead finishes as provided by the device manufacturer:

<u>Finish designator</u>	<u>Material</u>
A	Hot solder dip
B	Tin-lead plate
C	Gold plate
D	Palladium
E	Gold flash palladium
F	Tin-lead alloy (BGA/CGA)
Z	Other

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CAGE CODE 16236</b>	<b>DWG NO. V62/16617</b>
		REV A	PAGE 2

1.3 Absolute maximum ratings. 1/

VDD to VSS .....	13 V 2/
VDD to GND .....	-0.3 V to +6.5 V 2/
VSS to GND .....	+0.3 V to -6.5 V 2/
Analog inputs .....	VSS -0.3 V to VDD + 0.3 V 3/
Digital inputs .....	GND – 0.3 V to VDD + 0.3 V or 30 mA, whichever occurs first 3/
Peak current, Sx or Dx .....	20 mA (pulsed at 1 ms, 10% duty cycle maximum)
Continuous current, Sx or Dx .....	10 mA
3 V Operation, 85°C to 125°C .....	7.5 mA
Operating temperature range: .....	-55°C to +125°C
Storage temperature range .....	-65°C to 150°C
Junction temperature .....	150°C
θJA Thermal impedance – case outline X .....	150.4°C/W
Lead (Pb) soldering:	
Lead temperature, soldering (10 seconds) .....	300°C
IR reflow, peak temperature (< 20 seconds) .....	220°C
Lead (Pb) free soldering:	
Reflow, peak temperature .....	260°C (+0°C /-5°C)
Time at peak temperature .....	20 seconds to 40 seconds

---

1/ Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

2/ Tested at –55°C to +125°C.

3/ Over voltages at INx, Sx, or Dx are clamped by internal diodes. Limit the current to the maximum ratings given. Tested at –55°C to +125°C.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CAGE CODE 16236</b>	<b>DWG NO. V62/16617</b>
		REV A	PAGE 3

## 2. APPLICABLE DOCUMENTS

JEDEC Solid State Technology Association

JEDEC PUB 95 – Registered and Standard Outlines for Semiconductor Devices

(Copies of these documents are available online at <https://www.jedec.org>.)

## 3. REQUIREMENTS

3.1 Marking. Parts shall be permanently and legibly marked with the manufacturer's part number as shown in 6.3 herein and as follows:

- A. Manufacturer's name, CAGE code, or logo
- B. Pin 1 identifier
- C. ESDS identification (optional)

3.2 Unit container. The unit container shall be marked with the manufacturer's part number and with items A and C (if applicable) above.

3.3 Electrical characteristics. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.

3.4 Design, construction, and physical dimension. The design, construction, and physical dimensions are as specified herein.

### 3.5 Diagrams.

3.5.1 Case outline. The case outline shall be as shown in 1.2.2 and figure 1.

3.5.2 Terminal connections. The terminal connections shall be as shown in figure 2.

3.5.3 Terminal function. The terminal function shall be as shown in figure 3.

3.5.4 Truth table. The truth table shall be as shown in figure 4.

3.5.5 Functional block diagram. The functional block diagram shall be as shown in figure 5.

3.5.6 On resistance. The on resistance shall be as shown in figure 6.

3.5.7 Off leakage. The off leakage shall be as shown in figure 7.

3.5.8 On leakage. The on leakage shall be as shown in figure 8.

3.5.9 Switching times. The switching times shall be as shown in figure 9.

3.5.10 Break before make time delay. The break before make time delay shall be as shown in figure 10.

3.5.11 Charge Injection. The charge injection shall be as shown in figure 11.

3.5.12 Off isolation. The Off isolation shall be as shown in figure 12.

3.5.13 Channel to channel crosstalk. The channel to channel crosstalk shall be as shown in figure 13.

3.5.14 Bandwidth. The bandwidth shall be as shown in figure 14.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CAGE CODE 16236</b>	<b>DWG NO. V62/16617</b>
		REV A	PAGE 4

TABLE I. Electrical performance characteristics. 1/

Test	Symbol	Test conditions 2/ VDD = 5 V ±10% VSS = 5 V ±10%	Limits						Unit
			25°C			-55°C to +125°C			
			Min	Typ	Max	Min	Typ	Max	
<b>ANALOG SWITCH</b>									
Analog signal range						VSS		VDD	V
On resistance	RON	VS = ±3 V, IS = -1 mA; see figure 6		85	115			160	Ω
On resistance match between channels	ΔRON	VS = ±3 V, IS = -1 mA		2	4			6.5	Ω
On resistance flatness	RRFLAT(ON)			25	40			60	Ω
<b>LEAKAGE CURRENTS</b> (VDD = +5.5 V, VSS = -5.5 V)									
Source off leakage	IS(OFF)	VD = ±4.5 V, VS = ∓4.5 V, see figure 7		±0.01	±0.1			±2	nA
Drain off leakage,	ID(OFF)	VD = ±4.5 V, VS = ∓4.5 V, see figure 7		±0.01	±0.1			±2	nA
Channel on leakage	ID(ON), IS(ON)	VD = VS = ±4.5 V; see figure 8		±0.01	±0.1			±6	nA
<b>DIGITAL INPUTS</b>									
Input high voltage	VINH					2.4			V
Input low voltage	VINL							0.8	V
Input current	IINL or IINH	VIN = VINL or VINH		0.005				±0.1	μA
Digital input capacitance	CIN			2					pF
<b>DYNAMIC CHARACTERISTICS</b> 3/									
Delay from digital control input and output switching On	tON	RL = 300 Ω, CL = 35 pF, VS = 3.0 V; see figure 9		45	65			90	ns
Delay from digital control input and output switching Off	tOFF	RL = 300 Ω, CL = 35 pF, VS = 3.0 V; see figure 9		25	40			50	ns
Break before make time delay	tBBM	RL = 300 Ω, CL = 35 pF, VS1 = VS2 = 3.0 V, see figure 10		15		10			ns
Charge injection		VS = 0 V, RS = 0 Ω, CL = 1 nF; see figure 11		-0.5					pC
Off isolation		RL = 50 Ω, CL = 5 pF, f = 10 MHz; see figure 12		-65					dB
Channel to channel crosstalk		RL = 50 Ω, CL = 5 pF, f = 10 MHz; see figure 13		-90					dB
-3 dB Bandwidth		RL = 50 Ω, CL = 5 pF, see figure 14		680					MHz

See footnote at end of table.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CAGE CODE 16236</b>	<b>DWG NO. V62/16617</b>
		REV A	PAGE 5

TABLE I. Electrical performance characteristics - Continued. 1/

Test	Symbol	Test conditions <u>2/</u> VDD = 5 V ±10% VSS = 5 V ±10%	Limits						Unit
			25°C			-55° to +125°C			
			Min	Typ	Max	Min	Typ	Max	
DYNAMIC CHARACTERISTICS - continued. <u>3/</u>									
Off switch source capacitance	CS(OFF)	f = 1 MHz		5					pF
Off switch drain capacitance	CD(OFF)	f = 1 MHz		5					pF
On switch capacitance	CD(ON),CS(ON)	f = 1 MHz		5					pF
POWER REQUIREMENTS (VDD = +5.5 V, VSS = -5.5 V)									
Positive supply current	IDD	Digital inputs = 0 V or 5.5 V		0.001				1.0	µA
Negative supply current	ISS	Digital inputs = 0 V or 5.5 V		0.001				1.0	µA
VDD/VSS						±2.7		±5.5	V
Power consumption				11					nW
					11				

See footnote at end of table.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CAGE CODE 16236</b>	<b>DWG NO. V62/16617</b>
		REV A	PAGE 6

TABLE I. Electrical performance characteristics - Continued. 1/

Test	Symbol	Test conditions 2/ VDD = 5 V ±10% VSS = 0 V	Limits						Unit
			25°C			-55°C to +125°C			
			Min	Typ	Max	Min	Typ	Max	
<b>ANALOG SWITCH</b>									
Analog signal range						0		VDD	V
On resistance	RON	VS = 3.5 V, IS = -1 mA, see figure 6		210	290			380	Ω
On resistance match between channels	ΔRON	VS = 3.5 V, IS = -1 mA		3	10			13	Ω
<b>LEAKAGE CURRENTS (VDD = 5.5 V)</b>									
Source Off leakage	IS(OFF)	VS = 1 V or 4.5 V, VD = 4.5 V or 1 V; see figure 7		±0.01	±0.1			±2	nA
Drain Off leakage,	ID(OFF)	VS = 1 V or 4.5 V, VD = 4.5 V or 1 V; see figure 7		±0.01	±0.1			±2	nA
Channel On leakage	ID(ON), IS(ON)	VS = VD = 1 V or 4.5 V, see figure 8		±0.01	±0.1			±6	nA
<b>DIGITAL INPUTS</b>									
Input high voltage	VINH					2.4			V
Input low voltage	VINL							0.8	V
Input current	IINL or IINH	VIN = VINL or VINH		0.005				±0.1	μA
Digital input capacitance	CIN			2					pF
<b>DYNAMIC CHARACTERISTICS 3/</b>									
Delay from digital control input and output switching On	tON	RL = 300 Ω, CL = 35 pF, VS = 3.0 V; see figure 9		70	100			150	ns
Delay from digital control input and output switching Off	tOFF	RL = 300 Ω, CL = 35 pF, VS = 3.0 V; see figure 9		25	40			50	ns
Break before make time delay	tBBM	RL = 300 Ω, CL = 35 pF, VS1 = VS2 = 3.0 V, see figure 10		25		10			ns
Charge injection		VS = 0 V, RS = 0 Ω, CL = 1 nF; see figure 11		1					pC
Off isolation		RL = 50 Ω, CL = 5 pF, f = 10 MHz; see figure 12		-62					dB
Channel to channel crosstalk		RL = 50 Ω, CL = 5 pF, f = 10 MHz; see figure 13		-90					dB
-3 dB Bandwidth		RL = 50 Ω, CL = 5 pF, see figure 14		680					MHz

See footnote at end of table.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CAGE CODE 16236</b>	<b>DWG NO. V62/16617</b>
		REV A	PAGE 7

TABLE I. Electrical performance characteristics - Continued. 1/

Test	Symbol	Test conditions <u>2/</u> V <sub>DD</sub> = 5 V ±10% V <sub>SS</sub> = 0 V	Limits						Unit
			25°C			-55°C to +125°C			
			Min	Typ	Max	Min	Typ	Max	
<u>DYNAMICS CHARACTERISTICS</u> - continued. <u>3/</u>									
Off switch source capacitance	CS(OFF)	f = 1 MHz		5					pF
Off switch drain capacitance	CD(OFF)	f = 1 MHz		5					pF
On switch capacitance	CD(ON), CS(ON)	f = 1 MHz		5					pF
<u>POWER REQUIREMENTS</u> (V <sub>DD</sub> = 5.5 V)									
Positive supply current	I <sub>DD</sub>	Digital inputs = 0 V or 5.5 V		0.001				1.0	μA
Positive supply voltage	V <sub>DD</sub>	Digital inputs = 0 V or 5.5 V				2.7		5.5	V
Power consumption				5.5					nW
					5.5				

See footnote at end of table.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CAGE CODE 16236</b>	<b>DWG NO. V62/16617</b>
		REV A	PAGE 8



TABLE I. Electrical performance characteristics - Continued. 1/

Test	Symbol	Test conditions 2/ V <sub>DD</sub> = 3 V ±10% V <sub>SS</sub> = 0 V	Limits						Unit	
			25°C			-55°C to +125°C				
			Min	Typ	Max	Min	Typ	Max		
<b>ANALOG SWITCH</b>										
Analog signal range							0		V <sub>DD</sub>	V
On resistance	R <sub>ON</sub>	V <sub>S</sub> = 1.5 V, I <sub>S</sub> = -1 mA; see Figure 6		380				460		Ω
<b>LEAKAGE CURRENTS (V<sub>DD</sub> = 3.3 V)</b>										
Source Off leakage	I <sub>S(OFF)</sub>	V <sub>S</sub> = 1 V or 3 V, V <sub>D</sub> = 3 V or 1 V; see Figure 7		±0.01	±0.1				±2	nA
Drain Off leakage	I <sub>D(OFF)</sub>	V <sub>S</sub> = 1 V or 3 V, V <sub>D</sub> = 3 V or 1 V; see Figure 7		±0.01	±0.1				±2	nA
Channel On leakage	I <sub>D(ON)</sub> , I <sub>S(ON)</sub>	V <sub>S</sub> = V <sub>D</sub> = 1 V or 4.5 V; see Figure 8		±0.01	±0.1				±6	nA
<b>DIGITAL INPUTS</b>										
Input high voltage	V <sub>INH</sub>						2.0			V
Input low voltage	V <sub>INL</sub>								0.8	V
Input current	I <sub>INL</sub> or I <sub>INH</sub>	V <sub>IN</sub> = V <sub>INL</sub> or V <sub>INH</sub>		0.005					±0.1	μA
Digital input capacitance	C <sub>IN</sub>			2						pF
<b>DYNAMIC CHARACTERISTICS 3/</b>										
Delay from digital control input and output switching On	t <sub>ON</sub>	R <sub>L</sub> = 300 Ω, C <sub>L</sub> = 35 pF, V <sub>S</sub> = 2 V, see figure 9		130	185				260	ns
Delay from digital control input and output switching Off	t <sub>OFF</sub>	R <sub>L</sub> = 300 Ω, C <sub>L</sub> = 35 pF, V <sub>S</sub> = 2 V, see figure 9		40	55				65	ns
Break before make time delay	t <sub>BBM</sub>	R <sub>L</sub> = 300 Ω, C <sub>L</sub> = 35 pF, V <sub>S1</sub> = V <sub>S2</sub> = 2 V; see figure 10		50			10			ns
Charge injection		V <sub>S</sub> = 0 V, R <sub>S</sub> = 0 Ω, C <sub>L</sub> = 1 nF, see figure 11		1.5						pC
Off isolation		R <sub>L</sub> = 50 Ω, C <sub>L</sub> = 5 pF, f = 10 MHz, see figure 12		-62						dB
Channel to channel crosstalk		R <sub>L</sub> = 50 Ω, C <sub>L</sub> = 5 pF, f = 10 MHz, see figure 13		-90						dB
-3 dB Bandwidth		R <sub>L</sub> = 50 Ω, C <sub>L</sub> = 5 pF, see figure 14		680						MHz

See footnote at end of table.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CAGE CODE 16236</b>	<b>DWG NO. V62/16617</b>
		REV A	PAGE 9

TABLE I. Electrical performance characteristics - Continued. 1/

Test	Symbol	Test conditions <u>2/</u> VDD = 3 V ±10% VSS = 0 V	Limits						Unit
			25°C			-55°C to +125°			
			Min	Typ	Max	Min	Typ	Max	
<b>DYNAMIC CHARACTERISTICS</b> - continued. <u>3/</u>									
Off switch source capacitance	CS(OFF)	f = 1 MHz		5					pF
Off switch drain capacitance	CD(OFF)	f = 1 MHz		5					pF
On switch capacitance	CD(ON),CS(ON)	f = 1 MHz		5					pF
<b>POWER REQUIREMENTS</b> (VDD = 3.3 V)									
Positive supply current	IDD	Digital inputs = 0 V or 3.3 V		0.001				1.0	µA
Positive supply voltage	VDD	Digital inputs = 0 V or 3.3 V				2.7		5.5	V
Power consumption				3.3					nW
					3.3				


1/ Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design.

2/ GND = 0 V, unless otherwise noted. Vs is the source voltage. Vd is the drain voltage.

3/ Guaranteed by design; not subject to production test.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CAGE CODE 16236</b>	<b>DWG NO. V62/16617</b>
		REV A	PAGE 10

Case X



Dimensions					
Symbol	Millimeters		Symbol	Millimeters	
	Min	Max		Min	Max
A		1.20	E	4.30	4.50
A1	0.05	0.15	E1	6.40 BSC	
b	0.19	0.30	e	0.65 BSC	
c	0.09	0.20	L	0.45	0.75
D	4.90	5.10			

NOTES:

1. All linear dimensions are in millimeters.
2. Falls within JEDEC MO-153-AB.

FIGURE 1. Case outline.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/16617
		REV A	PAGE 11

Case outline X			
Terminal number	Terminal symbol	Terminal number	Terminal symbol
1	IN1	16	IN2
2	D1	15	D2
3	S1	14	S2
4	VSS	13	VDD
5	GND	12	NC
6	S4	11	S3
7	D4	10	D3
8	IN4	9	IN3

NOTES:

1. NC = Not Internally connected.

FIGURE 2. Terminal connections.

Case outline X		
Terminal		Description
Number	Symbol	
1	IN1	Switch 1 digital control input.
2	D1	Drain terminal of switch 1. This pin can be an input or output.
3	S1	Source terminal of switch 1. This pin can be an input or output
4	VSS	Most negative power supply terminal. Tie this pin to GND when using the device with single supply voltages.
5	GND	Ground (0 V) reference.
6	S4	Source terminal of switch 4. This pin can be an input or output.
7	D4	Drain terminal of switch 4. This pin can be an input or output.
8	IN4	Switch 4 digital control input.
9	IN3	Switch 3 digital control input.
10	D3	Drain terminal of switch 3. This pin can be an input or output.
11	S3	Source terminal of Switch 3. This pin can be an input or output.
12	NC	Not internally connected.
13	VDD	Most positive power supply terminal.
14	S2	Source terminal of switch 2. This pin can be an input or output.
15	D2	Drain terminal of switch 2. This pin can be an input or output.
16	IN2	Switch 2 digital control input.

FIGURE 3. Terminal function.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CAGE CODE 16236</b>	<b>DWG NO. V62/16617</b>
		REV A	PAGE 12

Logic	S1 and S4	S2 and S3
0	Off	On
1	On	Off

FIGURE 4. Truth table.




FIGURE 5. Functional block diagram.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/16617
		REV A	PAGE 13




FIGURE 6. . On Resistance.




FIGURE 7 Off Leakage.




FIGURE 8. On Leakage.




FIGURE 9. Switching times.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/16617
		REV A	PAGE 14




FIGURE 10. Break before make time delay.




FIGURE 11. Charge injection.




FIGURE 12. Off isolation.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/16617
		REV A	PAGE 15




FIGURE 13. Channel to channel crosstalk.




FIGURE 14. Bandwidth.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/16617
		REV A	PAGE 16



4. VERIFICATION

4.1 Product assurance requirements. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable.

5. PREPARATION FOR DELIVERY

5.1 Packaging. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturer's standard commercial practices for electrostatic discharge sensitive devices.

6. NOTES

6.1 ESDS. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum.

6.2 Configuration control. The data contained herein is based on the salient characteristics of the device manufacturer's data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided.

6.3 Suggested source(s) of supply. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item. DLA Land and Maritime maintains an online database of all current sources of supply at <https://landandmaritimeapps.dla.mil/programs/smcr/>.

Vendor item drawing administrative control number <sup>1/</sup>	Device manufacturer CAGE code	Mode of transportation and quantity	Vendor part number
V62/16617-01XE	24355	Tube 96 units	ADG613SRUZ-EP
		Reel 1000 units	ADG613SRUZ-EP-RL7

<sup>1/</sup> The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation.

CAGE code

24355

Source of supply

Analog Devices  
 1 Technology Way  
 P.O. Box 9106  
 Norwood, MA 02062-9106  
 Point of contact: 20 Alpha Road  
 Chelmsford, MA 01824-4123

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CAGE CODE 16236</b>	<b>DWG NO. V62/16617</b>
		REV A	PAGE 17