

1. SCOPE

1.1 Scope. This drawing documents the general requirements of a high performance high voltage, latch-up proof, 4-/8- channel CMOS multiplexers microcircuit, with an operating temperature range of -55°C to +125°C.

1.2 Vendor Item Drawing Administrative Control Number. The manufacturer's PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation:

<u>V62/16607</u>	-	<u>01</u>	<u>X</u>	<u>E</u>
Drawing number		Device type (See 1.2.1)	Case outline (See 1.2.2)	Lead finish (See 1.2.3)

1.2.1 Device type(s).

<u>Device type</u>	<u>Generic</u>	<u>Circuit function</u>
01	ADG5408-EP	High voltage, latch-up proof, 4-/8 channel CMOS multiplexers
02	ADG5409-EP	High voltage, latch-up proof, 4-/8 channel CMOS multiplexers

1.2.2 Case outline(s). The case outline(s) are as specified herein.

<u>Outline letter</u>	<u>Number of pins</u>	<u>JEDEC PUB 95</u>	<u>Package style</u>
X	16	MO-220-WGGC	Quad flat pack thermal pad

1.2.3 Lead finishes. The lead finishes are as specified below or other lead finishes as provided by the device manufacturer:

<u>Finish designator</u>	<u>Material</u>
A	Hot solder dip
B	Tin-lead plate
C	Gold plate
D	Palladium
E	Gold flash palladium
F	Tin-lead alloy (BGA/CGA)
Z	Other

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/16607
		REV A	PAGE 2

1.3 Absolute maximum ratings. 1/

Positive power supply voltage (VDD) to	
Negative power supply voltage (VSS)	48 V
VDD to Ground (GND)	-0.3 V to +48 V
VSS to GND	+0.3 V to -48 V
Analog inputs	VSS – 0.3 V to VDD + 0.3 V or 30 mA, whichever occurs first 2/
Digital inputs	VSS – 0.3 V to VDD + 0.3 V or 30 mA, whichever occurs first 2/
Peak current, Sx, D, or Dx pins:	
Device type 01	435 mA (pulsed at 1 ms, 10% duty cycle maximum)
Device type 02	300 mA (pulsed at 1 ms, 10% duty cycle maximum)
Continuous current, Sx, D, or Dx pins	Data + 15% 3/
Temperature range operating	-55°C to +125°C
Storage temperature range	-65°C to +150°C
Junction temperature	150°C
Thermal impedance, (θJA)	30.4°C/W
Reflow soldering peak temperature, lead (Pb) free	As per JEDEC J-STD 020

2. APPLICABLE DOCUMENTS

JEDEC Solid State Technology Association

- JEDEC J STD-020 - Moisture/Reflow Sensitivity Classification for Non-Hermetic Solid State Surface Mount Devices
- JEDEC PUB 95 - Registered and Standard Outlines for Semiconductor Devices

(Copies of these documents are available online at <https://www.jedec.org>.)

1/ Stresses beyond those listed under “absolute maximum rating” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2/ Over voltages at the Ax, EN, Sx, D, and Dx pins are clamped by internal diodes. Limit current to the maximum ratings given.

3/ See table I in Continuous current, Sx or D section.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/16607
		REV A	PAGE 3

3. REQUIREMENTS

3.1 Marking. Parts shall be permanently and legibly marked with the manufacturer's part number as shown in 6.3 herein and as follows:

- A. Manufacturer's name, CAGE code, or logo
- B. Pin 1 identifier
- C. ESDS identification (optional)

3.2 Unit container. The unit container shall be marked with the manufacturer's part number and with items A and C (if applicable) above.

3.3 Electrical characteristics. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.

3.4 Design, construction, and physical dimension. The design, construction, and physical dimensions are as specified herein.

3.5 Diagrams.

3.5.1 Case outline. The case outline shall be as shown in 1.2.2 and figure 1.

3.5.2 Terminal connections. The terminal connections shall be as shown in figure 2.

3.5.3 Truth table. The truth table shall be as shown in figure 3.

3.5.4 Logic diagram. The logic diagram shall be as shown in figure 4.

3.5.5 On resistance. The On resistance shall be as shown in figure 5.

3.5.6 Off leakage. The Off leakage shall be as shown in figure 6.

3.5.7 On leakage. The On leakage shall be as shown in figure 7.

3.5.8 Address to output switching times. The address to output switching times shall be as shown in figure 8.

3.5.9 Enable delay, $t_{ON}(EN)$, $t_{OFF}(EN)$. The enable delay, $t_{ON}(EN)$, $t_{OFF}(EN)$ shall be as shown in figure 9.

3.5.10 Break before make time delay, t_D . The Break before make time delay, t_D shall be as shown in figure 10.

3.5.11 Charge injection. The charge injection shall be as shown in figure 11.

3.5.12 Off isolation. The Off isolation shall be as shown in figure 12.

3.5.13 Channel to channel crosstalk. The channel crosstalk shall be as shown in figure 13.

3.5.14 THD + noise. The THD + noise shall be as shown in figure 14.

3.5.15 Bandwidth. The bandwidth shall be as shown in figure 15.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/16607
		REV A	PAGE 4

TABLE I. Electrical performance characteristics. 1/

Test	Symbol	Conditions VDD = +15 V ±10%, VSS = -15 V ±10%, GND = 0 V unless otherwise specified	Temperature, TA	Device type	Limits		Unit
					Min	Max	
±15 V dual supply							
Analog switch.							
Analog signal range			-55°C to +125°C	01, 02	VDD to VSS		V
On resistance	RON	VS = ±10 V, IS = -10 mA, see figure 5 VDD = +13.5 V, VSS = -13.5 V	+25°C	01, 02	13.5 typical		Ω
			+25°C			15	
			-40°C to +85°C			18	
			-55°C to +125°C			22	
On resistance match between channels	ΔRON	VS = ±10 V, IS = -10 mA	+25°C	01, 02	0.3 typical		Ω
			+25°C			0.8	
			-40°C to +85°C			1.3	
			-55°C to +125°C			1.4	
On resistance flatness	ΔRFLAT(ON)	VS = ±10 V, IS = -10 mA	+25°C	01, 02	1.8 typical		Ω
			+25°C			2.2	
			-40°C to +85°C			2.6	
			-55°C to +125°C			3	
Leakage currents. VDD = +16.5 V, VSS = -16.5 V							
Source off leakage	IS (off)	VS = ±10 V, VD = ±10 V, see figure 6	+25°C	01, 02	±0.05 typical		nA
			+25°C			±0.25	
			-40°C to +85°C			±1	
			-55°C to +125°C			±7	
Drain off leakage	ID (off)	VS = ±10 V, VD = ±10 V, see figure 6	+25°C	01, 02	±0.1 typical		nA
			+25°C			±0.4	
			-40°C to +85°C			±4	
			-55°C to +125°C			±30	

See footnotes at end of table.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/16607
		REV A	PAGE 5

TABLE I. Electrical performance characteristics – Continued. 1/

Test	Symbol	Conditions VDD = +15 V ±10%, VSS = -15 V ±10%, GND = 0 V unless otherwise specified	Temperature, TA	Device type	Limits		Unit
					Min	Max	
±15 V dual supply – continued.							
Leakage currents – continued. VDD = +16.5 V, VSS = -16.5 V							
Channel on leakage	ID (on), IS(on)	VS = VD = ±10 V, see figure 7	+25°C	01, 02	±0.1 typical		nA
			+25°C			±0.4	
			-40°C to +85°C			±4	
			-55°C to +125°C			±30	
Digital inputs.							
Input high voltage	VINH		-55°C to +125°C	01, 02	2.0		V
Input low voltage	VINL		-55°C to +125°C	01, 02		0.8	V
Input current	IINL or IINH	VIN = VGND or VDD	+25°C	01, 02	0.002 typical		µA
			-55°C to +125°C			±0.1	
Digital input capacitance	CIN		+25°C	01, 02	3 typical		pF
Dynamic characteristics. 2/							
Transition time	tTRANSITION	RL = 300 Ω, CL = 35 pF, VS = 10 V, see figure 8	+25°C	01, 02	170 typical		ns
			+25°C			217	
			-40°C to +85°C			258	
			-55°C to +125°C			292	
Enable delay on	tON(EN)	RL = 300 Ω, CL = 35 pF, VS = 10 V, see figure 9	+25°C	01, 02	140 typical		ns
			+25°C			175	
			-40°C to +85°C			213	
			-55°C to +125°C			242	

See footnotes at end of table.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/16607
		REV A	PAGE 6

TABLE I. Electrical performance characteristics – Continued. 1/

Test	Symbol	Conditions VDD = +15 V ±10%, VSS = -15 V ±10%, GND = 0 V unless otherwise specified	Temperature, TA	Device type	Limits		Unit
					Min	Max	
±15 V dual supply – continued.							
Dynamic characteristics – continued. 2/							
Enable delay off	tOFF(EN)	RL = 300 Ω, CL = 35 pF, VS = 10 V, see figure 9	+25°C	01, 02	130 typical		ns
			+25°C			161	
			-40°C to +85°C			183	
			-55°C to +125°C			198	
Break before make time delay	tD	RL = 300 Ω, CL = 35 pF, VS1 = VS2 = 10 V, see figure 10	+25°C	01, 02	50 typical		ns
			-55°C to +125°C		13		
Charge injection	OINJ	VS = 0 V, RS = 0 Ω, CL = 1 nF, see figure 11	+25°C	01, 02	115 typical		pC
Off isolation		RL = 50 Ω, CL = 5 pF, f = 1 MHz, see figure 12	+25°C	01, 02	-60 typical		dB
Channel to channel crosstalk		RL = 50 Ω, CL = 5 pF, f = 1 MHz, see figure 13	+25°C	01, 02	-60 typical		dB
Total harmonic distortion + noise		RL = 50 Ω, 15 VPP, see figure 14, f = 20 Hz to 20 kHz	+25°C	01, 02	0.01 typical		%
-3 dB bandwidth		RL = 50 Ω, CL = 5 pF, see figure 15	+25°C	01	50 typical		MHz
				02	87 typical		
Insertion loss		RL = 50 Ω, CL = 5 pF, f = 1 MHz, see figure 15	+25°C	01, 02	0.9 typical		dB
Source capacitance	CS(off)	VS = 0 V, f = 1 MHz	+25°C	01, 02	15 typical		pF
Drain capacitance	CD(off)	VS = 0 V, f = 1 MHz	+25°C	01	102 typical		pF
				02	50 typical		
Source and drain capacitance	CS(on), CD(on)	VS = 0 V, f = 1 MHz	+25°C	01	133 typical		pF
				02	81 typical		

See footnotes at end of table.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/16607
		REV A	PAGE 7

TABLE I. Electrical performance characteristics – Continued. 1/

Test	Symbol	Conditions VDD = +15 V ±10%, VSS = -15 V ±10%, GND = 0 V unless otherwise specified	Temperature, TA	Device type	Limits		Unit
					Min	Max	
±15 V dual supply – continued.							
Power requirements.		VDD = +16.5 V, VSS = -16.5 V					
Positive power supply current	IDD	Digital inputs = 0 V or VDD	+25°C	01, 02	45 typical		μA
			+25°C			55	
			-55°C to +125°C			80	
Negative power supply current	ISS	Digital inputs = 0 V or VDD	+25°C	01, 02	0.001 typical		μA
			-55°C to +125°C			1	
Positive power supply voltage	VDD	GND = 0 V	-55°C to +125°C	01, 02	±9		V
Negative power supply voltage	VSS	GND = 0 V	-55°C to +125°C	01, 02		±22	V

See footnotes at end of table.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/16607
		REV A	PAGE 8

TABLE I. Electrical performance characteristics – Continued. 1/

Test	Symbol	Conditions VDD = +20 V ±10%, VSS = -20 V ±10%, GND = 0 V unless otherwise specified	Temperature, TA	Device type	Limits		Unit
					Min	Max	
±20 V dual supply.							
Analog switch.							
Analog signal range			-55°C to +125°C	01, 02	VDD to VSS		V
On resistance	RON	VS = ±15 V, IS = -10 mA, see figure 5 VDD = +18 V, VSS = -18 V	+25°C	01, 02	12.5 typical		Ω
			+25°C			14	
			-40°C to +85°C			17	
			-55°C to +125°C			21	
On resistance match between channels	ΔRON	VS = ±15 V, IS = -10 mA	+25°C	01, 02	0.3 typical		Ω
			+25°C			0.8	
			-40°C to +85°C			1.3	
			-55°C to +125°C			1.4	
On resistance flatness	ΔRFLAT(ON)	VS = ±15 V, IS = -10 mA	+25°C	01, 02	2.3 typical		Ω
			+25°C			2.7	
			-40°C to +85°C			3.1	
			-55°C to +125°C			3.5	
Leakage currents. VDD = +22 V, VSS = -22 V							
Source off leakage	IS (off)	VS = ±15 V, VD = ∓15 V, see figure 6	+25°C	01, 02	±0.1 typical		nA
			+25°C			±0.25	
			-40°C to +85°C			±1	
			-55°C to +125°C			±7	
Drain off leakage	ID (off)	VS = ±15 V, VD = ∓15 V, see figure 6	+25°C	01, 02	±0.15 typical		nA
			+25°C			±0.4	
			-40°C to +85°C			±4	
			-55°C to +125°C			±30	

See footnotes at end of table.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/16607
		REV A	PAGE 9

TABLE I. Electrical performance characteristics – Continued. 1/

Test	Symbol	Conditions VDD = +20 V ±10%, VSS = -20 V ±10%, GND = 0 V unless otherwise specified	Temperature, TA	Device type	Limits		Unit
					Min	Max	
±20 V dual supply – continued.							
Leakage currents – continued. VDD = +22 V, VSS = -22 V							
Channel on leakage	ID (on), IS(on)	VS = VD = ±15 V, see figure 7	+25°C	01, 02	±0.15 typical		nA
			+25°C			±0.4	
			-40°C to +85°C			±4	
			-55°C to +125°C			±30	
Digital inputs							
Input high voltage	VINH		-55°C to +125°C	01, 02	2.0		V
Input low voltage	VINL		-55°C to +125°C	01, 02		0.8	V
Input current	IINL or IINH	VIN = VGND or VDD	+25°C	01, 02	0.002 typical		µA
			-55°C to +125°C			±0.1	
Digital input capacitance	CIN		+25°C	01, 02	3 typical		pF
Dynamic characteristics. 2/							
Transition time	tTRANSITION	RL = 300 Ω, CL = 35 pF, VS = 10 V, see figure 8	+25°C	01, 02	160 typical		ns
			+25°C			207	
			-40°C to +85°C			237	
			-55°C to +125°C			262	
Enable delay on	tON(EN)	RL = 300 Ω, CL = 35 pF, VS = 10 V, see figure 9	+25°C	01, 02	140 typical		ns
			+25°C			165	
			-40°C to +85°C			194	
			-55°C to +125°C			218	

See footnotes at end of table.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/16607
		REV A	PAGE 10

TABLE I. Electrical performance characteristics – Continued. 1/

Test	Symbol	Conditions V _{DD} = +20 V ±10%, V _{SS} = -20 V ±10%, GND = 0 V unless otherwise specified	Temperature, T _A	Device type	Limits		Unit
					Min	Max	
±20 V dual supply – continued.							
Dynamic characteristics – continued. 2/							
Enable delay off	t _{OFF(EN)}	R _L = 300 Ω, C _L = 35 pF, V _S = 10 V, see figure 9	+25°C	01, 02	133 typical		ns
			+25°C			153	
			-40°C to +85°C			174	
			-55°C to +125°C			189	
Break before make time delay	t _D	R _L = 300 Ω, C _L = 35 pF, V _{S1} = V _{S2} = 10 V, see figure 10	+25°C	01, 02	38 typical		ns
			-55°C to +125°C		8		
Charge injection	O _{INJ}	V _S = 0 V, R _S = 0 Ω, C _L = 1 nF, see figure 11	+25°C	01, 02	155 typical		pC
Off isolation		R _L = 50 Ω, C _L = 5 pF, f = 1 MHz, see figure 12	+25°C	01, 02	-60 typical		dB
Channel to channel crosstalk		R _L = 50 Ω, C _L = 5 pF, f = 1 MHz, see figure 13	+25°C	01, 02	-60 typical		dB
Total harmonic distortion + noise		R _L = 1 kΩ, 20 V _{PP} , see figure 14, f = 20 Hz to 20 kHz	+25°C	01, 02	0.012 typical		%
-3 dB bandwidth		R _L = 50 Ω, C _L = 5 pF, see figure 15	+25°C	01	50 typical		MHz
				02	88 typical		
Insertion loss		R _L = 50 Ω, C _L = 5 pF, f = 1 MHz, see figure 15	+25°C	01, 02	0.8 typical		dB
Source capacitance	C _{S(off)}	V _S = 0 V, f = 1 MHz	+25°C	01, 02	17 typical		pF
Drain capacitance	C _{D(off)}	V _S = 0 V, f = 1 MHz	+25°C	01	98 typical		pF
				02	48 typical		
Source and drain capacitance	C _{S(on)} , C _{D(on)}	V _S = 0 V, f = 1 MHz	+25°C	01	128 typical		pF
				02	80 typical		

See footnotes at end of table.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/16607
		REV A	PAGE 11

TABLE I. Electrical performance characteristics – Continued. 1/

Test	Symbol	Conditions VDD = +20 V ±10%, VSS = -20 V ±10%, GND = 0 V unless otherwise specified	Temperature, TA	Device type	Limits		Unit
					Min	Max	
±20 V dual supply – continued.							
Power requirements. VDD = +22 V, VSS = -22 V							
Positive power supply current	IDD	Digital inputs = 0 V or VDD	+25°C	01, 02	50 typical		µA
			+25°C			70	
			-55°C to +125°C			120	
Negative power supply current	ISS	Digital inputs = 0 V or VDD	+25°C	01, 02	0.001 typical		µA
			-55°C to +125°C			1	
Positive power supply voltage	VDD	GND = 0 V	-55°C to +125°C	01, 02	±9		V
Negative power supply voltage	VSS	GND = 0 V	-55°C to +125°C	01, 02		±22	V

See footnotes at end of table.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/16607
		REV A	PAGE 12

TABLE I. Electrical performance characteristics – Continued. 1/

Test	Symbol	Conditions VDD = 12 V ±10%, VSS = 0 V, GND = 0 V unless otherwise specified	Temperature, TA	Device type	Limits		Unit
					Min	Max	
12 V dual supply.							
Analog switch.							
Analog signal range			-55°C to +125°C	01, 02	0 V to VDD		V
On resistance	RON	VS = 0 V to 10 V, IS = -10 mA, see figure 5 VDD = 10.8 V, VSS = 0 V	+25°C	01, 02	26 typical		Ω
			+25°C			30	
			-40°C to +85°C			36	
			-55°C to +125°C			42	
On resistance match between channels	ΔRON	VS = 0 V to 10 V, IS = -10 mA	+25°C	01, 02	0.3 typical		Ω
			+25°C			1	
			-40°C to +85°C			1.5	
			-55°C to +125°C			1.6	
On resistance flatness	ΔRFLAT(ON)	VS = 0 V to 10 V, IS = -10 mA	+25°C	01, 02	5.5 typical		Ω
			+25°C			6.5	
			-40°C to +85°C			8	
			-55°C to +125°C			12	
Leakage currents VDD = 13.2 V, VSS = 0 V							
Source off leakage	IS (off)	VS = 1 V/10 V, VD = 10 V/1 V, see figure 6	+25°C	01, 02	±0.02 typical		nA
			+25°C			±0.25	
			-40°C to +85°C			±1	
			-55°C to +125°C			±7	
Drain off leakage	ID (off)	VS = 1 V/10 V, VD = 10 V/1 V, see figure 6	+25°C	01, 02	±0.05 typical		nA
			+25°C			±0.4	
			-40°C to +85°C			±4	
			-55°C to +125°C			±30	

See footnotes at end of table.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/16607
		REV A	PAGE 13

TABLE I. Electrical performance characteristics – Continued. 1/

Test	Symbol	Conditions VDD = 12 V ±10%, VSS = 0 V, GND = 0 V unless otherwise specified	Temperature, TA	Device type	Limits		Unit
					Min	Max	
12 V dual supply – continued.							
Leakage currents – continued. VDD = 13.2 V, VSS = 0 V							
Channel on leakage	ID (on),	VS = VD = 1 V/10 V, see figure 7	+25°C	01, 02	±0.05 typical		nA
	IS(on)		+25°C			±0.4	
			-40°C to +85°C			±4	
			-55°C to +125°C			±30	
Digital inputs							
Input high voltage	VINH		-55°C to +125°C	01, 02	2.0		V
Input low voltage	VINL		-55°C to +125°C	01, 02		0.8	V
Input current	IINL or	VIN = VGND or VDD	+25°C	01, 02	0.002 typical		µA
	IINH		-55°C to +125°C			±0.1	
Digital input capacitance	CIN		+25°C	01, 02	3 typical		pF
Dynamic characteristics. 2/							
Transition time	tTRANSITION	RL = 300 Ω, CL = 35 pF, VS = 8 V, see figure 8	+25°C	01, 02	230 typical		ns
			+25°C			321	
			-40°C to +85°C			388	
			-55°C to +125°C			430	
Enable delay on	ton(EN)	RL = 300 Ω, CL = 35 pF, VS = 8 V, see figure 9	+25°C	01, 02	215 typical		ns
			+25°C			276	
			-40°C to +85°C			345	
			-55°C to +125°C			397	

See footnotes at end of table.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/16607
		REV A	PAGE 14

TABLE I. Electrical performance characteristics – Continued. 1/

Test	Symbol	Conditions VDD = 12 V ±10%, VSS = 0 V, GND = 0 V unless otherwise specified	Temperature, TA	Device type	Limits		Unit
					Min	Max	
12 V dual supply – continued.							
Dynamic characteristics – continued. 2/							
Enable delay off	tOFF(EN)	RL = 300 Ω, CL = 35 pF, VS = 8 V, see figure 9	+25°C	01, 02	134 typical		ns
			+25°C			161	
			-40°C to +85°C			187	
			-55°C to +125°C			209	
Break before make time delay	tD	RL = 300 Ω, CL = 35 pF, VS1 = VS2 = 8 V, see figure 10	+25°C	01, 02	118 typical		ns
			-55°C to +125°C		44		
Charge injection	OINJ	VS = 6 V, RS = 0 Ω, CL = 1 nF, see figure 11	+25°C	01, 02	45 typical		pC
Off isolation		RL = 50 Ω, CL = 5 pF, f = 1 MHz, see figure 12	+25°C	01, 02	-60 typical		dB
Channel to channel crosstalk		RL = 50 Ω, CL = 5 pF, f = 1 MHz, see figure 13	+25°C	01, 02	-60 typical		dB
Total harmonic distortion + noise		RL = 1 kΩ, 6 VPP, see figure 14, f = 20 Hz to 20 kHz	+25°C	01, 02	0.1 typical		%
-3 dB bandwidth		RL = 50 Ω, CL = 5 pF, see figure 15	+25°C	01	35 typical		MHz
				02	74 typical		
Insertion loss		RL = 50 Ω, CL = 5 pF, f = 1 MHz, see figure 15	+25°C	01, 02	-1.8 typical		dB
Source capacitance	CS(off)	VS = 6 V, f = 1 MHz	+25°C	01, 02	22 typical		pF
Drain capacitance	CD(off)	VS = 6 V, f = 1 MHz	+25°C	01	119 typical		pF
				02	59 typical		
Source and drain capacitance	CS(on), CD(on)	VS = 6 V, f = 1 MHz	+25°C	01	146 typical		pF
				02	86 typical		

See footnotes at end of table.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/16607
		REV A	PAGE 15

TABLE I. Electrical performance characteristics – Continued. 1/

Test	Symbol	Conditions VDD = 12 V ±10%, VSS = 0 V, GND = 0 V unless otherwise specified	Temperature, TA	Device type	Limits		Unit
					Min	Max	
12 V dual supply – continued.							
Power requirements.		VDD = 13.2 V					
Positive power supply current	IDD	Digital inputs = 0 V or VDD	+25°C	01, 02	40 typical		µA
			+25°C			50	
			-55°C to +125°C			75	
Positive power supply voltage	VDD	GND = 0 V, VSS = 0 V	-55°C to +125°C	01, 02	9	40	V

See footnotes at end of table.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/16607
		REV A	PAGE 16

TABLE I. Electrical performance characteristics – Continued. 1/

Test	Symbol	Conditions VDD = 36 V ±10%, VSS = 0 V, GND = 0 V unless otherwise specified	Temperature, TA	Device type	Limits		Unit
					Min	Max	
36 V single supply.							
Analog switch.							
Analog signal range			-55°C to +125°C	01, 02	0 V to VDD		V
On resistance	RON	VS = 0 V to 30 V, IS = -10 mA, see figure 5 VDD = 32.4 V, VSS = 0 V	+25°C	01, 02	14.5 typical		Ω
			+25°C			16	
			-40°C to +85°C			19	
			-55°C to +125°C			23	
On resistance match between channels	ΔRON	VS = 0 V to 30 V, IS = -10 mA	+25°C	01, 02	0.3 typical		Ω
			+25°C			0.8	
			-40°C to +85°C			1.3	
			-55°C to +125°C			1.4	
On resistance flatness	ΔRFLAT(ON)	VS = 0 V to 30 V, IS = -10 mA	+25°C	01, 02	3.5 typical		Ω
			+25°C			4.3	
			-40°C to +85°C			5.5	
			-55°C to +125°C			6.5	
Leakage currents. VDD = 39.6 V, VSS = 0 V							
Source off leakage	IS (off)	VS = 1 V/30 V, VD = 30 V/1 V, see figure 6	+25°C	01, 02	±0.01 typical		nA
			+25°C			±0.25	
			-40°C to +85°C			±1	
			-55°C to +125°C			±7	
Drain off leakage	ID (off)	VS = 1 V/30 V, VD = 30 V/1 V, see figure 6	+25°C	01, 02	±0.15 typical		nA
			+25°C			±0.4	
			-40°C to +85°C			±4	
			-55°C to +125°C			±30	

See footnotes at end of table.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/16607
		REV A	PAGE 17

TABLE I. Electrical performance characteristics – Continued. 1/

Test	Symbol	Conditions VDD = 36 V ±10%, VSS = 0 V, GND = 0 V unless otherwise specified	Temperature, TA	Device type	Limits		Unit
					Min	Max	
36 V single supply – continued.							
Leakage currents – continued. VDD = 39.6 V, VSS = 0 V							
Channel on leakage	ID (on),	VS = VD = 1 V/30 V, see figure 7	+25°C	01, 02	±0.15 typical		nA
	IS(on)		+25°C			±0.4	
			-40°C to +85°C			±4	
			-55°C to +125°C			±30	
Digital inputs.							
Input high voltage	VINH		-55°C to +125°C	01, 02	2.0		V
Input low voltage	VINL		-55°C to +125°C	01, 02		0.8	V
Input current	IINL or	VIN = VGND or VDD	+25°C	01, 02	0.002 typical		µA
	IINH		-55°C to +125°C			±0.1	
Digital input capacitance	CIN		+25°C	01, 02	3 typical		pF
Dynamic characteristics. 2/							
Transition time	tTRANSITION	RL = 300 Ω, CL = 35 pF, VS = 18 V, see figure 8	+25°C	01, 02	187 typical		ns
			+25°C			242	
			-40°C to +85°C			257	
			-55°C to +125°C			281	
Enable delay on	ton(EN)	RL = 300 Ω, CL = 35 pF, VS = 18 V, see figure 9	+25°C	01, 02	160 typical		ns
			+25°C			195	
			-40°C to +85°C			219	
			-55°C to +125°C			237	

See footnotes at end of table.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/16607
		REV A	PAGE 18

TABLE I. Electrical performance characteristics – Continued. 1/

Test	Symbol	Conditions VDD = 36 V ±10%, VSS = 0 V, GND = 0 V unless otherwise specified	Temperature, TA	Device type	Limits		Unit
					Min	Max	
36 V single supply – continued.							
Dynamic characteristics – continued. 2/							
Enable delay off	tOFF(EN)	RL = 300 Ω, CL = 35 pF, VS = 18 V, see figure 9	+25°C	01, 02	147 typical		ns
			+25°C			184	
			-40°C to +85°C			184	
			-55°C to +125°C			190	
Break before make time delay	tD	RL = 300 Ω, CL = 35 pF, VS1 = VS2 = 18 V, see figure 10	+25°C	01, 02	53 typical		ns
			-55°C to +125°C		14		
Charge injection	OINJ	VS = 18 V, RS = 0 Ω, CL = 1 nF, see figure 11	+25°C	01, 02	150 typical		pC
Off isolation		RL = 50 Ω, CL = 5 pF, f = 1 MHz, see figure 12	+25°C	01, 02	-60 typical		dB
Channel to channel crosstalk		RL = 50 Ω, CL = 5 pF, f = 1 MHz, see figure 13	+25°C	01, 02	-60 typical		dB
Total harmonic distortion + noise		RL = 1 kΩ, 18 VPP, see figure 14, f = 20 Hz to 20 kHz	+25°C	01, 02	0.4 typical		%
-3 dB bandwidth		RL = 50 Ω, CL = 5 pF, see figure 15	+25°C	01	45 typical		MHz
				02	76 typical		
Insertion loss		RL = 50 Ω, CL = 5 pF, f = 1 MHz, see figure 15	+25°C	01, 02	-1 typical		dB
Source capacitance	CS(off)	VS = 18 V, f = 1 MHz	+25°C	01, 02	18 typical		pF
Drain capacitance	CD(off)	VS = 18 V, f = 1 MHz	+25°C	01	120 typical		pF
				02	60 typical		
Source and drain capacitance	CS(on),	VS = 18 V, f = 1 MHz	+25°C	01	137 typical		pF
	CD(on)			02	80 typical		

See footnotes at end of table.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/16607
		REV A	PAGE 19

TABLE I. Electrical performance characteristics – Continued. 1/

Test	Symbol	Conditions VDD = 36 V ±10%, VSS = 0 V, GND = 0 V unless otherwise specified	Temperature, TA	Device type	Limits		Unit
					Min	Max	
36 V single supply – continued.							
Power requirements.		VDD = 39.6 V					
Positive power supply current	IDD	Digital inputs = 0 V or VDD	+25°C	01, 02	80 typical		µA
			+25°C			100	
			-55°C to +125°C			155	
Positive power supply voltage	VDD	GND = 0 V, VSS = 0 V	-55°C to +125°C	01, 02	9	40	V

See footnotes at end of table.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/16607
		REV A	PAGE 20

TABLE I. Electrical performance characteristics – Continued. 1/

Test	Symbol	Conditions	Temperature, T _A	Device type	Limits		Unit
					Min	Max	
Continuous current, Sx or D with $\theta_{JA} = 30.4^{\circ}\text{C/W}$		VDD = +15 V, VSS = -15 V	25°C	01		207	mA
			85°C			113	
			125°C			60	
		VDD = +20 V, VSS = -20 V	25°C			218	
			85°C			117	
			125°C			61	
		VDD = 12 V, VSS = 0 V	25°C			168	
			85°C			99	
			125°C			57	
		VDD = 36 V, VSS = 0 V	25°C		214		
			85°C		116		
			125°C		61		
		VDD = +15 V, VSS = -15 V	25°C	02	156		
			85°C		95		
			125°C		55		
		VDD = +20 V, VSS = -20 V	25°C		165		
			85°C		98		
			125°C		56		
		VDD = 12 V, VSS = 0 V	25°C		126		
			85°C		81		
			125°C		50		
		VDD = 36 V, VSS = 0 V	25°C	161			
			85°C	97			
			125°C	56			

1/ Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design.

2/ Guaranteed by design, not subject to production test.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/16607
		REV A	PAGE 21

Case X




FIGURE 1. Case outline.

<p>DLA LAND AND MARITIME COLUMBUS, OHIO</p>	<p>SIZE A</p>	<p>CODE IDENT NO. 16236</p>	<p>DWG NO. V62/16607</p>
		<p>REV A</p>	<p>PAGE 22</p>

Case X – continued.

Symbol	Dimensions					
	Inches			Millimeters		
	Minimum	Nominal	Maximum	Minimum	Nominal	Maximum
A	.027	.029	.031	0.70	0.75	0.80
A1	.0007 NOM	---	.002	0.02 NOM	---	0.05
A2	.007 REF			0.20 REF		
b	.009	.011	.013	0.25	0.30	0.35
D/E	.153	.157	.161	3.90	4.00	4.10
D1/E1	.098	.102	.106	2.50	2.60	2.70
e	.025 BSC			0.65 BSC		
L	.013	.015	.017	0.35	0.40	0.45
L1	.007	---	---	0.20	---	---

NOTES:

1. Controlling dimensions are millimeter, inch dimensions are given for reference only.
2. For proper connection of the exposed pad, refer to the pin configuration and function descriptions section of the manufacturer's datasheet.
3. Falls within reference to JEDEC MO-220-WGGC.

FIGURE 1. Case outlines - Continued.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/16607
		REV A	PAGE 23

Device type	01	
Case outline	X	
Terminal number	Terminal symbol	Description
1	VSS	Most negative power supply potential. In single supply applications, this pin can be connected to ground.
2	S1	Source terminal 1. This pin can be an input or an output.
3	S2	Source terminal 2. This pin can be an input or an output.
4	S3	Source terminal 3. This pin can be an input or an output.
5	S4	Source terminal 4. This pin can be an input or an output.
6	D	Drain terminal. This pin can be an input or an output.
7	S8	Source terminal 8. This pin can be an input or an output.
8	S7	Source terminal 7. This pin can be an input or an output.
9	S6	Source terminal 6. This pin can be an input or an output.
10	S5	Source terminal 5. This pin can be an input or an output.
11	VDD	Most positive power supply potential.
12	GND	Ground (0 V) reference.
13	A2	Logic control input.
14	A1	Logic control input.
15	A0	Logic control input.
16	EN	Active high digital input. When low, the device is disabled and all switches are off. When high, Ax logic inputs determine on switches.
	EXPOSED PAD	The exposed pad is connected internally, for increased reliability of the solder joints and maximum thermal capability, it is recommended that the pad be soldered to the substrate, VSS.

FIGURE 2. Terminal connections.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/16607
		REV A	PAGE 24

Device type	02	
Case outline	X	
Terminal number	Terminal symbol	Description
1	VSS	Most negative power supply potential. In single supply applications, this pin can be connected to ground.
2	S1A	Source terminal 1A. This pin can be an input or an output.
3	S2A	Source terminal 2A. This pin can be an input or an output.
4	S3A	Source terminal 3A. This pin can be an input or an output.
5	S4A	Source terminal 4A. This pin can be an input or an output.
6	DA	Drain terminal A. This pin can be an input or an output.
7	DB	Drain terminal A. This pin can be an input or an output.
8	S4B	Source terminal 4B. This pin can be an input or an output.
9	S3B	Source terminal 3B. This pin can be an input or an output.
10	S3B	Source terminal 2B. This pin can be an input or an output.
11	S1B	Source terminal 1B. This pin can be an input or an output.
12	VDD	Most positive power supply potential.
13	GND	Ground (0 V) reference.
14	A1	Logic control input.
15	A0	Logic control input.
16	EN	Active high digital input. When low, the device is disabled and all switches are off. When high, Ax logic inputs determine on switches.
	EXPOSED PAD	The exposed pad is connected internally, for increased reliability of the solder joints and maximum thermal capability, it is recommended that the pad be soldered to the substrate, VSS.

FIGURE 2. Terminal connections - continued.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/16607
		REV A	PAGE 25

Device type 01

A2	A1	A0	EN	On switch
X	X	X	0	None
0	0	0	1	1
0	0	1	1	2
0	1	0	1	3
0	1	1	1	4
1	0	0	1	5
1	0	1	1	6
1	1	0	1	7
1	1	1	1	8

Device type 02

A1	A0	EN	On switch pair
X	X	0	None
0	0	1	1
0	1	1	2
1	0	1	3
1	1	1	4

FIGURE 3. Truth tables.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/16607
		REV A	PAGE 26




FIGURE 4. Logic diagram.

<p align="center">DLA LAND AND MARITIME COLUMBUS, OHIO</p>	<p align="center">SIZE A</p>	<p align="center">CODE IDENT NO. 16236</p>	<p align="center">DWG NO. V62/16607</p>
		<p align="center">REV A</p>	<p align="center">PAGE 27</p>




FIGURE 5. On resistance.




FIGURE 6. Off leakage.




FIGURE 7. On leakage.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/16607
		REV A	PAGE 28




FIGURE 8. Address to output switching times, $t_{\text{TRANSITION}}$.




FIGURE 9. Enable delay, $t_{\text{ON}}(\text{EN})$, $t_{\text{OFF}}(\text{EN})$.

<p align="center">DLA LAND AND MARITIME COLUMBUS, OHIO</p>	<p align="center">SIZE A</p>	<p align="center">CODE IDENT NO. 16236</p>	<p align="center">DWG NO. V62/16607</p>
		<p align="center">REV A</p>	<p align="center">PAGE 29</p>




FIGURE 10. Break before make time delay, t_D .




FIGURE 11. Charge injection.

<p>DLA LAND AND MARITIME COLUMBUS, OHIO</p>	<p>SIZE A</p>	<p>CODE IDENT NO. 16236</p>	<p>DWG NO. V62/16607</p>
		<p>REV A</p>	<p>PAGE 30</p>




FIGURE 12. Off isolation.




FIGURE 13. Channel to channel crosstalk.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/16607
		REV A	PAGE 31





FIGURE 14. THD + noise figure.



$$\text{INSERTION LOSS} = 20 \log \frac{V_{\text{OUT WITH SWITCH}}}{V_{\text{OUT WITHOUT SWITCH}}}$$

FIGURE 15. Bandwidth.

<p>DLA LAND AND MARITIME COLUMBUS, OHIO</p>	<p>SIZE A</p>	<p>CODE IDENT NO. 16236</p>	<p>DWG NO. V62/16607</p>
		<p>REV A</p>	<p>PAGE 32</p>

4. VERIFICATION

4.1 Product assurance requirements. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable.

5. PREPARATION FOR DELIVERY

5.1 Packaging. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturer's standard commercial practices for electrostatic discharge sensitive devices.

6. NOTES

6.1 ESDS. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum.

6.2 Configuration control. The data contained herein is based on the salient characteristics of the device manufacturer's data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided.

6.3 Suggested source(s) of supply. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item. DLA Land and Maritime maintains an online database of all current sources of supply at <https://landandmaritimeapps.dla.mil/programs/smcr/>.

Vendor item drawing administrative control number <u>1/</u>	Device manufacturer CAGE code	Vendor part number
V62/16607-01XE	24355	ADG5408TCPZ-EP
V62/16607-02XE	24355	ADG5409TCPZ-EP

1/ The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation.

CAGE code

24355

Source of supply

Analog Devices
 Route 1 Industrial Park
 P.O. Box 9106
 Norwood, MA 02062
 Point of contact: 20 Alpha Road
 Chelmsford, MA 01824-4123

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/16607
		REV A	PAGE 33