


1. SCOPE

1.1 Scope. This drawing documents the general requirements of a high performance high voltage, latch-up proof, 4-/8- channel multiplexers microcircuit, with an operating temperature range of -55°C to +125°C.

1.2 Vendor Item Drawing Administrative Control Number. The manufacturer's PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation:



1.2.1 Device type(s).

<u>Device type</u>	<u>Generic</u>	<u>Circuit function</u>
01	ADG5208-EP	High voltage, latch-up proof, 4-/8 channel multiplexers
02	ADG5209-EP	High voltage, latch-up proof, 4-/8 channel multiplexers

1.2.2 Case outline(s). The case outline(s) are as specified herein.

<u>Outline letter</u>	<u>Number of pins</u>	<u>JEDEC PUB 95</u>	<u>Package style</u>
X	16	JEDEC MO-153-AB	Thin Shrink Small Outline Package (TSSOP)

1.2.3 Lead finishes. The lead finishes are as specified below or other lead finishes as provided by the device manufacturer:

<u>Finish designator</u>	<u>Material</u>
A	Hot solder dip
B	Tin-lead plate
C	Gold plate
D	Palladium
E	Gold flash palladium
F	Tin-lead alloy (BGA/CGA)
Z	Other

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/15601
		REV A	PAGE 2

1.3 Absolute maximum ratings. 1/

V _{DD} to V _{SS}	48 V
V _{DD} to GND	-0.3 V to +48 V
V _{SS} to GND	+0.3 V to -48 V
Analog inputs	V _{SS} – 0.3 V to V _{DD} + 0.3 V or 30 mA, whichever occurs first 2/
Digital inputs	V _{SS} – 0.3 V to V _{DD} + 0.3 V or 30 mA, whichever occurs first 2/
Peak current, Sx, D, or Dx pins:	
Device type 01	126 mA (pulsed at 1 ms, 10% duty cycle maximum)
Device type 02	92 mA (pulsed at 1 ms, 10% duty cycle maximum)
Continuous current, Sx, D, or Dx pins	Data + 15% 3/
Temperature range operating	-55°C to +125°C
Storage temperature range	-65°C to +150°C
Junction temperature	150°C
Thermal impedance, θ_{JA} :	
Case X	112.6°C/W
Reflow soldering peak temperature, Pb-Free	260(+0/-5) °C
Electrostatic discharge (ESD): Human body model (HBM):	
I/O Port to supplies	8 kV
I/O port to I/O port	2 kV
All other pins	8 kV

2. APPLICABLE DOCUMENTS

JEDEC Solid State Technology Association

JEDEC PUB 95 – Registered and Standard Outlines for Semiconductor Devices

(Applications for copies should be addressed to the JEDEC – Solid State Technology Association, 3103 North 10th Street, Suite 240–S, Arlington, VA 22201-2107.or online at <https://www.jedec.org>).

- 1/ Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.
- 2/ Over voltages at the Ax, EN, Sx, D, and Dx pins are clamped by internal diodes. Limit current to the maximum ratings given.
- 3/ See table I in Continuous current, Sx or D section.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/15601
		REV A	PAGE 3

3. REQUIREMENTS

3.1 Marking. Parts shall be permanently and legibly marked with the manufacturer's part number as shown in 6.3 herein and as follows:

- A. Manufacturer's name, CAGE code, or logo
- B. Pin 1 identifier
- C. ESDS identification (optional)

3.2 Unit container. The unit container shall be marked with the manufacturer's part number and with items A and C (if applicable) above.

3.3 Electrical characteristics. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.

3.4 Design, construction, and physical dimension. The design, construction, and physical dimensions are as specified herein.

3.5 Diagrams.

3.5.1 Case outline. The case outline shall be as shown in 1.2.2 and figure 1.

3.5.2 Terminal connections. The terminal connections shall be as shown in figure 2.

3.5.3 Terminal function. The terminal function shall be as shown in figure 3.

3.5.4 Truth table. The truth table shall be as shown in figure 4.

3.5.5 Functional block diagram. The functional block diagram shall be as shown in figure 5.

3.5.6 On leakage. The On leakage shall be as shown in figure 6.

3.5.7 Off leakage. The Off leakage shall be as shown in figure 7.

3.5.8 On resistance. The On resistance shall be as shown in figure 8.

3.5.9 Channel to channel crosstalk. The channel crosstalk shall be as shown in figure 9.

3.5.10 Off isolation. The Off isolation shall be as shown in figure 10.

3.5.11 Bandwidth. The bandwidth shall be as shown in figure 11.

3.5.12 Address to output. The address to output shall be as shown in figure 12.

3.5.13 Break before make time delay, t_D . The Break before make time delay, t_D shall be as shown in figure 13.

3.5.14 Enable delay, $t_{ON}(EN)$, $t_{OFF}(EN)$. The enable delay, $t_{ON}(EN)$, $t_{OFF}(EN)$ shall be as shown in figure 14.

3.5.15 Charge injection. The charge injection shall be as shown in figure 15.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/15601
		REV A	PAGE 4

TABLE I. Electrical performance characteristics. 1/

Test	Symbol	Test conditions ±15 V Dual Supply 2/	25°C			-40°C to +85°C			-55°C to +125°C			Unit
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Analog switch												
Analog Signal Range									V_{DD}		V_{SS}	V
On Resistance	R_{ON}	$V_S = \pm 10\text{ V}$, $I_S = -1\text{ mA}$; see Figure 8		160								Ω
		$V_{DD} = +13.5\text{ V}$, $V_{SS} = -13.5\text{ V}$			200		250			280		Ω
On-Resistance Match Between Channels	ΔR_{ON}	$V_S = \pm 10\text{ V}$, $I_S = -1\text{ mA}$		3.5								Ω
					8		9			10		Ω
On-Resistance Flatness	$R_{FLAT(ON)}$	$V_S = \pm 10\text{ V}$, $I_S = -1\text{ mA}$		40								Ω
					50		65			70		Ω
Leakage currents ($V_{DD} = +16.5\text{ V}$, $V_{SS} = -16.5\text{ V}$)												
Source Off Leakage	$I_S(\text{Off})$	$V_S = \pm 10\text{ V}$, $V_D = \mp 10\text{ V}$; see Figure 7		± 0.005								nA
					± 0.1		± 0.2			± 0.4		
Drain Off Leakage	$I_D(\text{Off})$	$V_S = \pm 10\text{ V}$, $V_D = \mp 10\text{ V}$; see Figure 7		± 0.005								nA
					± 0.1		± 0.4			± 1.4		
Channel On Leakage	$I_D(\text{On})$, $I_S(\text{On})$	$V_S = V_D = \pm 10\text{ V}$; see Figure 6		± 0.01								nA
					± 0.2		± 0.5			± 1.4		
Digital inputs												
Input High Voltage	V_{INH}								2.0			V
Input Low Voltage,	V_{INL}										0.8	V
Input Current	I_{INL} or I_{INH}	$V_{IN} = V_{GND}$ or V_{DD}		0.002								μA
										± 0.1		μA
Digital Input Capacitance	C_{IN}			3								pF
Dynamic characteristics 3/												
Transition time	$t_{TRANSITION}$	$R_L = 300\ \Omega$, $C_L = 35\text{ pF}$		150								ns
		$V_S = 10\text{ V}$; see Figure 12			180		210			245		
$t_{ON}(EN)$		$R_L = 300\ \Omega$, $C_L = 35\text{ pF}$		125								ns
		$V_S = 10\text{ V}$; see Figure 14			150		185			215		
$t_{OFF}(EN)$		$R_L = 300\ \Omega$, $C_L = 35\text{ pF}$		160								ns
		$V_S = 10\text{ V}$; see Figure 14			185		210			230		
Break-Before-Make Time Delay	t_D	$R_L = 300\ \Omega$, $C_L = 35\text{ pF}$		55								ns
		$V_{S1} = V_{S2} = 10\text{ V}$; see Figure 13							20			
Charge Injection	Q_{INJ}	$V_S = 0\text{ V}$, $R_S = 0\ \Omega$, $C_L = 1\text{ nF}$, see Figure 15		0.2								pC

See footnote at end of table.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/15601
		REV A	PAGE 5

TABLE I. Electrical performance characteristics - Continued. 1/

Test	Symbol	Test conditions ±15 V Dual Supply 4/	25°C			-40°C to +85°C			-55°C to +125°C			Unit
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Dynamic characteristics - Continued 3/												
Off Isolation		R _L = 50 Ω, C _L = 5 pF, f = 1 MHz, see Figure 10		-86								dB
Channel-to-Channel Crosstalk		R _L = 50 Ω, C _L = 5 pF, f = 1 MHz, see Figure 9		-80								dB
-3 dB Bandwidth Device type 01 Device type 02		R _L = 50 Ω, C _L = 5 pF; see Figure 11		110								MHz
				240								
Insertion Loss		R _L = 50 Ω, C _L = 5 pF, f = 1 MHz see Figure 11		-6.4								dB
CS (Off)		V _S = 0 V, f = 1 MHz		2.9								pF
C _D (Off) Device type 01 Device type 02		V _S = 0 V, f = 1 MHz V _S = 0 V, f = 1 MHz		34								
				17								
C _D (On), C _S (On) Device type 01 Device type 02		V _S = 0 V, f = 1 MHz V _S = 0 V, f = 1 MHz		37								
				21								
Power requirements (V _{DD} = +16.5 V, V _{SS} = -16.5 V)												
I _{DD}		Digital inputs = 0 V or V _{DD}		45								μA
					55						80	
I _{SS}		Digital inputs = 0 V or V _{DD}		0.001								
										1		
V _{DD} /V _{SS}		GND = 0 V							±9		±22	V

See footnote at end of table.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/15601
		REV A	PAGE 6

TABLE I. Electrical performance characteristics - Continued. 1/

Test	Symbol	Test conditions ±20 V Dual Supply 4/	25°C			-40°C to +85°C			-55°C to +125°C			Unit
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Analog switch												
Analog Signal Range									V _{DD}		V _{SS}	V
On Resistance	R _{ON}	V _S = ±15 V, I _S = -1 mA; see Figure 8		140								Ω
		V _{DD} = +18 V, V _{SS} = -18 V			160			200			230	Ω
On-Resistance Match Between Channels	ΔR _{ON}	V _S = ±15 V, I _S = -1 mA		3.5								Ω
					8			9			10	Ω
On-Resistance Flatness	R _{FLAT (ON)}	V _S = ±15 V, I _S = -1 mA		34								Ω
					45			55			60	Ω
Leakage currents (V _{DD} = +22 V, V _{SS} = -22 V)												
Source Off Leakage	I _S (Off)	V _S = ±15 V, V _D = ∓15 V; see Figure 7		±0.005								nA
					±0.1			±0.2			±0.4	
Drain Off Leakage	I _D (Off)	V _S = ±15 V, V _D = ∓15 V; see Figure 7		±0.005								nA
					±0.1			±0.4			±1.4	
Channel On Leakage	I _D (On), I _S (On)	V _S = V _D = ±15 V; see Figure 6		±0.01								nA
					±0.2			±0.5			±1.4	
Digital inputs												
Input High Voltage	V _{INH}								2.0			V
Input Low Voltage,	V _{INL}										0.8	V
Input Current	I _{INL} OR I _{INH}	V _{IN} = V _{GND} OR V _{DD}		0.002								μA
											±0.1	
Digital Input Capacitance	C _{IN}			3								pF
Dynamic characteristics 3/												
Transition time	t _{TRANSITION}	R _L = 300 Ω, C _L = 35 pF		140								ns
		V _S = 10 V; see Figure 12			170			195			220	
t _{ON} (EN)		R _L = 300 Ω, C _L = 35 pF		120								ns
		V _S = 10 V; see Figure 14			140			170			195	
t _{OFF} (EN)		R _L = 300 Ω, C _L = 35 pF		160								ns
		V _S = 10 V; see Figure 14			185			205			220	
Break-Before-Make Time Delay	t _D	R _L = 300 Ω, C _L = 35 pF		45								ns
		V _{S1} = V _{S2} = 10 V; see Figure 13						20				
Charge Injection	Q _{INJ}	V _S = 0 V, R _S = 0 Ω, C _L = 1 nF, see Figure 15		0.4								pC

See footnote at end of table.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/15601
		REV A	PAGE 7

TABLE I. Electrical performance characteristics - Continued. 1/

Test	Symbol	Test conditions ±20 V Dual Supply 4/	25°C			-40°C to +85°C			-55°C to +125°C			Unit
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Dynamic characteristics - Continued 3/												
Off Isolation		R _L = 50 Ω, C _L = 5 pF, f = 1 MHz, see Figure 10		-86								dB
Channel-to-Channel Crosstalk		R _L = 50 Ω, C _L = 5 pF, f = 1 MHz, see Figure 9		-80								dB
-3 dB Bandwidth Device type 01 Device type 02		R _L = 50 Ω, C _L = 5 pF; see Figure 11		121 225								MHz
Insertion Loss		R _L = 50 Ω, C _L = 5 pF, f = 1 MHz see Figure 11		-5.6								dB
CS (Off)		V _S = 0 V, f = 1 MHz		2.8								pF
C _D (Off)												
Device type 01		V _S = 0 V, f = 1 MHz		33								
Device type 02		V _S = 0 V, f = 1 MHz		17								
C _D (On), C _S (On)												
Device type 01		V _S = 0 V, f = 1 MHz		36								
Device type 02		V _S = 0 V, f = 1 MHz		21								
Power requirements (V _{DD} = +22 V, V _{SS} = -22 V)												
I _{DD}		Digital inputs = 0 V or V _{DD}		50								μA
					70						120	
I _{SS}		Digital inputs = 0 V or V _{DD}		0.001								
											1	
V _{DD} /V _{SS}		GND = 0 V								±9	±22	V

See footnote at end of table.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/15601
		REV A	PAGE 8

TABLE I. Electrical performance characteristics - Continued. 1/

Test	Symbol	Test conditions 12 V Single Supply 5/	25°C			-40°C to +85°C			-55°C to +125°C			Unit
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Analog switch												
Analog Signal Range									0		V _{DD}	V
On Resistance	R _{ON}	V _S = 0 to 10 V, I _S = -1 mA; see Figure 8		350								Ω
		V _{DD} = 10.8 V, V _{SS} = 0 V			500			610			700	Ω
On-Resistance Match Between Channels	ΔR _{ON}	V _S = 0 to 10 V, I _S = -1 mA		5								Ω
					20			22			24	Ω
On-Resistance Flatness	R _{FLAT (ON)}	V _S = 0 to 10 V, I _S = -1 mA		160								Ω
					280			335			370	Ω
Leakage currents (V _{DD} = 13.2 V, V _{SS} = 0 V)												
Source Off Leakage	I _S (Off)	V _S = 1 V/10 V, V _D = 10 V/1 V; see Figure 7		±0.005								nA
					±0.1			±0.2			±0.4	
Drain Off Leakage	I _D (Off)	V _S = 1 V/10 V, V _D = 10 V/1 V; see Figure 7		±0.005								
					±0.1			±0.4			±1.4	
Channel On Leakage	I _D (On), I _S (On)	V _S = V _D = 1 V/10 V; see Figure 6		±0.01								
					±0.2			±0.5			±1.4	
Digital inputs												
Input High Voltage	V _{INH}								2.0			V
Input Low Voltage,	V _{INL}										0.8	
Input Current	I _{INL} or I _{INH}	V _{IN} = V _{GND} or V _{DD}		0.002								μA
											±0.1	
Digital Input Capacitance	C _{IN}			3								pF
Dynamic characteristics 3/												
Transition time	t _{TRANSITION}	R _L = 300 Ω, C _L = 35 pF		200								ns
		V _S = 8 V; see Figure 12			250			295			335	
t _{ON} (EN)		R _L = 300 Ω, C _L = 35 pF		180								
		V _S = 8 V; see Figure 14			225			280			320	
t _{OFF} (EN)		R _L = 300 Ω, C _L = 35 pF		165								
		V _S = 8 V; see Figure 14			200			225			245	
Break-Before-Make Time Delay	t _D	R _L = 300 Ω, C _L = 35 pF		95								
		V _{S1} = V _{S2} = 8 V; see Figure 13							45			

See footnote at end of table.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/15601
		REV A	PAGE 9

TABLE I. Electrical performance characteristics - Continued. 1/

Test	Symbol	Test conditions 12 V Single Supply 5/	25°C			-40°C to +85°C			-55°C to +125°C			Unit
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Dynamic characteristics - Continued 3/												
Charge Injection	Q _{INJ}	V _S = 6 V, R _S = 0 Ω, C _L = 1 nF, see Figure 15		0.2								pC
Off Isolation		R _L = 50 Ω, C _L = 5 pF, f = 1 MHz, see Figure 10		-86								dB
Channel-to-Channel Crosstalk		R _L = 50 Ω, C _L = 5 pF, f = 1 MHz, see Figure 9		-80								dB
-3 dB Bandwidth Device type 01 Device type 02		R _L = 50 Ω, C _L = 5 pF; see Figure 11		95 180								MHz
Insertion Loss		R _L = 50 Ω, C _L = 5 pF, f = 1 MHz see Figure 11		-8.9								dB
CS (Off)		V _S = 6 V, f = 1 MHz		3.3								pF
C _D (Off)												
Device type 01		V _S = 6 V, f = 1 MHz		38								
Device type 02		V _S = 6 V, f = 1 MHz		19								
C _D (On), C _S (On)												
Device type 01		V _S = 6 V, f = 1 MHz		41								
Device type 02		V _S = 6 V, f = 1 MHz		24								
Power requirements (V _{DD} = 13.2 V)												
I _{DD}		Digital inputs = 0 V or V _{DD}		40								μA
					50						75	
V _{DD}		GND = 0 V, V _{SS} = 0 V							9		40	V

See footnote at end of table.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/15601
		REV A	PAGE 10

TABLE I. Electrical performance characteristics - Continued. 1/

Test	Symbol	Test conditions 36 V Single Supply 6/	25°C			-40°C to +85°C			-55°C to +125°C			Unit
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Analog switch												
Analog Signal Range									0		V _{DD}	V
On Resistance	R _{ON}	V _S = 0 to 30 V, I _S = -1 mA; see Figure 8		150								Ω
		V _{DD} = 32.4 V, V _{SS} = 0 V			170		215			245		Ω
On-Resistance Match Between Channels	ΔR _{ON}	V _S = 0 to 30 V, I _S = -1 mA		3.5								Ω
					8		9			10		Ω
On-Resistance Flatness	R _{FLAT (ON)}	V _S = 0 to 30 V, I _S = -1 mA		35								Ω
					55		65			70		Ω
Leakage currents (V _{DD} = 39.6 V, V _{SS} = 0 V)												
Source Off Leakage	I _S (Off)	V _S = 1 V/30 V, V _D = 30 V/1 V; see Figure 7		±0.005								nA
					±0.1		±0.2			±0.4		
Drain Off Leakage	I _D (Off)	V _S = 1 V/30 V, V _D = 30 V/1 V; see Figure 7		±0.005								
					±0.1		±0.4			±1.4		
Channel On Leakage	I _D (On), I _S (On)	V _S = V _D = 1 V/30 V; see Figure 6		±0.01								
					±0.2		±0.5			±1.4		
Digital inputs												
Input High Voltage	V _{INH}								2.0			V
Input Low Voltage,	V _{INL}										0.8	
Input Current	I _{INL} or I _{INH}	V _{IN} = V _{GND} or V _{DD}		0.002								μA
										±0.1		
Digital Input Capacitance	C _{IN}			3								pF
Dynamic characteristics 3/												
Transition time	t _{TRANSITION}	R _L = 300 Ω, C _L = 35 pF		170								ns
		V _S = 18 V; see Figure 12			205		225			235		
t _{ON} (EN)		R _L = 300 Ω, C _L = 35 pF		150								
		V _S = 18 V; see Figure 14			180		195			215		
t _{OFF} (EN)		R _L = 300 Ω, C _L = 35 pF		180								
		V _S = 18 V; see Figure 14			225		225			230		
Break-Before-Make Time Delay	t _D	R _L = 300 Ω, C _L = 35 pF		55								
		V _{S1} = V _{S2} = 18 V; see Figure 13						20				

See footnote at end of table.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/15601
		REV A	PAGE 11

TABLE I. Electrical performance characteristics - Continued. 1/

Test	Symbol	Test conditions 36 V Single Supply 6/	25°C			-40°C to +85°C			-55°C to +125°C			Unit
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Dynamic characteristics - Continued 3/												
Charge Injection	Q_{INJ}	$V_S = 18\text{ V}$, $R_S = 0\ \Omega$, $C_L = 1\text{ nF}$, see Figure 15		0.3								pC
Off Isolation		$R_L = 50\ \Omega$, $C_L = 5\text{ pF}$, $f = 1\text{ MHz}$, see Figure 10		-86								dB
Channel-to-Channel Crosstalk		$R_L = 50\ \Omega$, $C_L = 5\text{ pF}$, $f = 1\text{ MHz}$, see Figure 9		-80								dB
-3 dB Bandwidth Device type 01 Device type 02		$R_L = 50\ \Omega$, $C_L = 5\text{ pF}$; see Figure 11		105 195								MHz
Insertion Loss		$R_L = 50\ \Omega$, $C_L = 5\text{ pF}$, $f = 1\text{ MHz}$ see Figure 11		-6.2								dB
CS (Off)		$V_S = 18\text{ V}$, $f = 1\text{ MHz}$		2.7								pF
C_D (Off) Device type 01 Device type 02		$V_S = 18\text{ V}$, $f = 1\text{ MHz}$ $V_S = 18\text{ V}$, $f = 1\text{ MHz}$		32 16								
C_D (On), C_S (On) Device type 01 Device type 02		$V_S = 18\text{ V}$, $f = 1\text{ MHz}$ $V_S = 18\text{ V}$, $f = 1\text{ MHz}$		35 20								
Power requirements ($V_{DD} = 39.6\text{ V}$)												
I_{DD}		Digital inputs = 0 V or V_{DD}		80								μA
											155	
V_{DD}		GND = 0 V, $V_{SS} = 0\text{ V}$							9		40	V

See footnote at end of table.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/15601
		REV A	PAGE 12


TABLE I. Electrical performance characteristics - Continued. 1/

Test	Symbol	Test conditions	25°C		85°C		125°C		Unit
			Min	Max	Min	Max	Min	Max	
CONTINUOUS CURRENT PER CHANNEL Sx, D, or Dx (for device type 01)									
Continuous current, Sx or D									
$V_{DD} = +15\text{ V}$, $V_{SS} = -15\text{ V}$ TSSOP ($\theta_{JA} = 112.6\text{ }^{\circ}\text{C/W}$)				40		24		14.5	mA
$V_{DD} = +20\text{ V}$, $V_{SS} = -20\text{ V}$ TSSOP ($\theta_{JA} = 112.6\text{ }^{\circ}\text{C/W}$)				42		26.5		14.5	
$V_{DD} = 12\text{ V}$, $V_{SS} = 0\text{ V}$ TSSOP ($\theta_{JA} = 112.6\text{ }^{\circ}\text{C/W}$)				28		19		12	
$V_{DD} = 36\text{ V}$, $V_{SS} = 0\text{ V}$ TSSOP ($\theta_{JA} = 112.6\text{ }^{\circ}\text{C/W}$)				40		26		14.5	
CONTINUOUS CURRENT PER CHANNEL Sx, D, or Dx (for device type 02)									
Continuous current, Sx or D									
$V_{DD} = +15\text{ V}$, $V_{SS} = -15\text{ V}$ TSSOP ($\theta_{JA} = 112.6\text{ }^{\circ}\text{C/W}$)				29		19		12	mA
$V_{DD} = +20\text{ V}$, $V_{SS} = -20\text{ V}$ TSSOP ($\theta_{JA} = 112.6\text{ }^{\circ}\text{C/W}$)				30		20		12.5	
$V_{DD} = 12\text{ V}$, $V_{SS} = 0\text{ V}$ TSSOP ($\theta_{JA} = 112.6\text{ }^{\circ}\text{C/W}$)				20		14		10	
$V_{DD} = 36\text{ V}$, $V_{SS} = 0\text{ V}$ TSSOP ($\theta_{JA} = 112.6\text{ }^{\circ}\text{C/W}$)				30		20		12.5	

- 1/ Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design.
- 2/ $V_{DD} = +15\text{ V} \pm 10\%$, $V_{SS} = -15\text{ V} \pm 10\%$, GND = 0 V, unless otherwise noted.
- 3/ Guaranteed by design; not subject to production test.
- 4/ $V_{DD} = +20\text{ V} \pm 10\%$, $V_{SS} = -20\text{ V} \pm 10\%$, GND = 0 V, unless otherwise noted.
- 5/ $V_{DD} = 12\text{ V} \pm 10\%$, $V_{SS} = 0\text{ V}$. GND = 0 V, unless otherwise noted.
- 6/ $V_{DD} = 36\text{ V} \pm 10\%$, $V_{SS} = 0\text{ V}$. GND = 0 V, unless otherwise noted.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/15601
		REV A	PAGE 13

Case X



Dimensions					
Symbol	Millimeters		Symbol	Millimeters	
	Min	Max		Min	Max
A		1.20	E	4.30	4.50
A1	0.05	0.15	E1	6.40 BSC	
b	0.19	0.30	e	0.65 BSC	
c	0.09	0.20	L	0.45	0.75
D	4.90	5.10			

NOTES:

1. All linear dimensions are in millimeters.
2. Falls within JEDEC MO-153-AB.

FIGURE 1. Case outline.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/15601
		REV A	PAGE 14

Case outline X							
Device type 01				Device type 02			
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
1	A0	16	A1	1	A0	16	A1
2	EN	15	A2	2	EN	15	GND
3	V _{SS}	14	GND	3	V _{SS}	14	V _{DD}
4	S1	13	V _{DD}	4	S1A	13	S1B
5	S2	12	S5	5	S2A	12	S2B
6	S3	11	S6	6	S3A	11	S3B
7	S4	10	S7	7	S4A	10	S4B
8	D	9	S8	8	DA	9	DB

FIGURE 2. Terminal connections.

Device Type 01		
Terminal number	Terminal symbol	Description
1	A0	Logic Control Input.
2	EN	Active High Digital Input. When low, the device is disabled and all switches are off. When high, the Ax logic inputs determine the on switches.
3	V _{SS}	Most Negative Power Supply Potential. In single-supply applications, this pin can be connected to ground.
4	S1	Source Terminal 1. This pin can be an input or an output.
5	S2	Source Terminal 2. This pin can be an input or an output.
6	S3	Source Terminal 3. This pin can be an input or an output.
7	S4	Source Terminal 4. This pin can be an input or an output.
8	D	Drain Terminal. This pin can be an input or an output.
9	S8	Source Terminal 8. This pin can be an input or an output.
10	S7	Source Terminal 7. This pin can be an input or an output.
11	S6	Source Terminal 6. This pin can be an input or an output.
12	S5	Source Terminal 5. This pin can be an input or an output.
13	V _{DD}	Most Positive Power Supply Potential.
14	GND	Ground (0 V) Reference.
15	A2	Logic Control Input.
16	A1	Logic Control Input.

FIGURE 3. Terminal function.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/15601
		REV A	PAGE 15

Device Type 02		
Terminal number	Terminal symbol	Description
1	A0	Logic Control Input.
2	EN	Active High Digital Input. When low, the device is disabled and all switches are off. When high, Ax logic inputs determine the on switches.
3	V _{SS}	Most Negative Power Supply Potential. In single-supply applications, this pin can be connected to ground.
4	S1A	Source Terminal 1A. This pin can be an input or an output.
5	S2A	Source Terminal 2A. This pin can be an input or an output.
6	S3A	Source Terminal 3A. This pin can be an input or an output.
7	S4A	Source Terminal 4A. This pin can be an input or an output.
8	DA	Drain Terminal A. This pin can be an input or an output.
9	DB	Drain Terminal B. This pin can be an input or an output.
10	S4B	Source Terminal 4B. This pin can be an input or an output.
11	S3B	Source Terminal 3B. This pin can be an input or an output.
12	S2B	Source Terminal 2B. This pin can be an input or an output.
13	S1B	Source Terminal 1B. This pin can be an input or an output.
14	V _{DD}	Most Positive Power Supply Potential.
15	GND	Ground (0 V) Reference.
16	A1	Logic Control Input.

FIGURE 3. Terminal function - Continued.

Device Type 01					Device Type 02			
A2	A1	A0	EN	On Switch	A1	A0	EN	On Switch Pair
X	X	X	0	None	X	X	0	None
0	0	0	1	1	0	0	1	1
0	0	1	1	2	0	1	1	2
0	1	0	1	3	1	0	1	3
0	1	1	1	4	1	1	1	4
1	0	0	1	5				
1	0	1	1	6				
1	1	0	1	7				
1	1	1	1	8				

X = Don't care

X = Don't care

FIGURE 4. Truth table.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/15601
		REV A	PAGE 16




FIGURE 5. Functional block diagram.




FIGURE 6. On leakage.




FIGURE 7. Off leakage.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/15601
		REV A	PAGE 17





FIGURE 8. On resistance.



$$\text{CHANNEL-TO-CHANNEL CROSSTALK} = 20 \log \frac{V_{OUT}}{V_S}$$

FIGURE 9. Channel to channel crosstalk.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/15601
		REV A	PAGE 18




FIGURE 10. Off isolation.




FIGURE 11. Bandwidth.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/15601
		REV A	PAGE 19




FIGURE 12. Address to output switching times, $t_{\text{TRANSITION}}$.




FIGURE 13. Break before make time delay, t_D .

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/15601
		REV A	PAGE 20




FIGURE 14. Enable delay, $t_{ON}(EN)$, $t_{OFF}(EN)$




FIGURE 15. Charge injection.

<p align="center">DLA LAND AND MARITIME COLUMBUS, OHIO</p>	<p align="center">SIZE A</p>	<p align="center">CODE IDENT NO. 16236</p>	<p align="center">DWG NO. V62/15601</p>
		<p align="center">REV A</p>	<p align="center">PAGE 21</p>

4. VERIFICATION

4.1 Product assurance requirements. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable.

5. PREPARATION FOR DELIVERY

5.1 Packaging. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturer's standard commercial practices for electrostatic discharge sensitive devices.

6. NOTES

6.1 ESDS. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum.

6.2 Configuration control. The data contained herein is based on the salient characteristics of the device manufacturer's data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided.

6.3 Suggested source(s) of supply. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item. DLA Land and Maritime maintains an online database of all current sources of supply at <https://landandmaritimeapps.dla.mil/programs/smcr/>.

Vendor item drawing administrative control number <u>1/</u>	Device manufacturer CAGE code	Mode of transportation and quantity	Vendor part number
V62/15601-01XB	24355	Reel, 1000 units	ADG5208SRU-EP-RL7
V62/15601-01XE	24355	Reel, 1000 units	ADG5208SRUZ-EP-RL7
V62/15601-02XB	24355	Reel, 1000 units	ADG5209SRU-EP-RL7
V62/15601-02XE	24355	Reel, 1000 units	ADG5209SRUZ-EP-RL7

1/ The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation.

CAGE code

24355

Source of supply

Analog Devices
 Route 1 Industrial Park
 P.O. Box 9106
 Norwood, MA 02062
 Point of contact: Raheen Business Park
 Limerick, Ireland

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/15601
		REV A	PAGE 22