

REVISIONS			
LTR	DESCRIPTION	DATE	APPROVED
A	Update document paragraphs to current requirements. - ro	21-02-24	J. ESCHMEYER



Prepared in accordance with ASME Y14.24

Vendor item drawing

REV																							
PAGE																							
REV	A	A	A	A	A	A	A	A															
PAGE	18	19	20	21	22	23	24	25															
REV STATUS OF PAGES	REV		A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
	PAGE		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17				


<b>PMIC N/A</b>	<b>PREPARED BY</b> RICK OFFICER	<b>DLA LAND AND MARITIME</b> <b>COLUMBUS, OHIO 43218-3990</b> <a href="https://www.dla.mil/LandandMaritime">https://www.dla.mil/LandandMaritime</a>
Original date of drawing YY-MM-DD  15-10-01	<b>CHECKED BY</b> RAJESH PITHADIA	
	<b>APPROVED BY</b> CHARLES F. SAFFLE	
	<b>SIZE</b> <b>A</b>	<b>CODE IDENT. NO.</b> <b>16236</b>
	<b>REV</b> <b>A</b>	
		<b>TITLE</b> MICROCIRCUIT, LINEAR, QUAD CHANNEL DIGITAL ISOLATOR, MONOLITHIC SILICON  <b>DWG NO.</b> <b>V62/14630</b>  <b>PAGE 1 OF 25</b>

DISTRIBUTION STATEMENT A. Approved for public release. Distribution is unlimited.

1. SCOPE

1.1 Scope. This drawing documents the general requirements of a high performance quad channel, digital isolator microcircuit, with an operating temperature range of -55°C to +125°C.

1.2 Vendor Item Drawing Administrative Control Number. The manufacturer's PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation:



1.2.1 Device type(s).

<u>Device type</u>	<u>Generic</u>	<u>Circuit function</u>
01	ADUM3401	Quad channel, digital isolator

1.2.2 Case outline(s). The case outline(s) are as specified herein.

<u>Outline letter</u>	<u>Number of pins</u>	<u>JEDEC PUB 95</u>	<u>Package style</u>
X	16	MS-013-AA	Small outline surface mount

1.2.3 Lead finishes. The lead finishes are as specified below or other lead finishes as provided by the device manufacturer:

<u>Finish designator</u>	<u>Material</u>
A	Hot solder dip
B	Tin-lead plate
C	Gold plate
D	Palladium
E	Gold flash palladium
F	Tin-lead alloy (BGA/CGA)
Z	Other

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	SIZE <b>A</b>	CODE IDENT NO. <b>16236</b>	DWG NO. <b>V62/14630</b>
		REV    A	PAGE    2

1.3 Absolute maximum ratings. 1/

Supply voltages (VDD1, VDD2) .....	-0.5 V to +7.0 V 2/
Input voltages (VIA, VIB, VIC, VID, VE1, VE2) .....	-0.5 V to VDD1 + 0.5 V 2/ 3/
Output voltage (VOA, VOB, VOC, VOD) .....	-0.5 V to VDDO + 0.5 V 2/ 3/
Average output current per pin: 4/	
Side 1 (IO1) .....	-18 mA to +18 mA
Side 2 (IO2) .....	-22 mA to +22 mA
Common mode transients (CMH, CML) .....	-100 kV/μs to +100 kV/μs 5/
Storage temperature range (TSTG) .....	-65°C to +150°C

1.4 Recommended operating conditions. 6/

Supply voltages (VDD1, VDD2) .....	3.135 V to 5.5 V 7/
Input signal rise and fall times .....	1.0 ms
Operating temperature range (TA) .....	-55°C to +125°C

1.5 Package characteristics.

Resistance (input to output) (RIO) .....	10 <sup>12</sup> Ω typical 7/
Capacitance (input to output) (CIO) with f = 1 MHz .....	2.2 pF typical 7/
Input capacitance (CI) .....	4.0 pF typical 8/
Integrated circuit junction to case thermal resistance: Thermocouple located at center of package underside.	
Side 1 (θJC1) .....	33°C/W typical
Side 2 (θJC0) .....	28°C/W typical

- 
- 1/ Stresses beyond those listed under “absolute maximum rating” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- 2/ All voltages are relative to their respective ground.
- 3/ VDD1 and VDDO refer to the supply voltages on the input and output sides of a given channel, respectively.
- 4/ See figure 5 for maximum rated current values for various temperatures.
- 5/ Refers to common mode transients across the insulation barrier. Common mode transients exceeding the absolute maximum ratings can cause latch up or permanent damage.
- 6/ Use of this product beyond the manufacturers design rules or stated parameters is done at the user’s risk. The manufacturer and/or distributor maintain no responsibility or liability for product used beyond the stated limits.
- 7/ Device considered a 2 terminal device; VDD1 pin to GND1 pin are shorted together, and GND2 pin to VDD2 pin are shorted together.
- 8/ Input capacitance is from any input data pin to ground.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/14630</b>
		REV    A	PAGE    3

## 2. APPLICABLE DOCUMENTS

JEDEC Solid State Technology Association

JEDEC PUB 95 – Registered and Standard Outlines for Semiconductor Devices

(Copies of these documents are available online at <https://www.jedec.org>.)

## 3. REQUIREMENTS

3.1 Marking. Parts shall be permanently and legibly marked with the manufacturer's part number as shown in 6.3 herein and as follows:

- A. Manufacturer's name, CAGE code, or logo
- B. Pin 1 identifier
- C. ESDS identification (optional)

3.2 Unit container. The unit container shall be marked with the manufacturer's part number and with items A and C (if applicable) above.

3.3 Electrical characteristics. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.

3.4 Design, construction, and physical dimension. The design, construction, and physical dimensions are as specified herein.

3.5 Diagrams.

3.5.1 Case outline. The case outline shall be as shown in 1.2.2 and figure 1.

3.5.2 Terminal connections. The terminal connections shall be as shown in figure 2.

3.5.3 Truth table. The truth table shall be as shown in figure 3.

3.5.4 Logic diagram. The logic diagram shall be as shown in figure 4.

3.5.5 Thermal derating curve. The thermal derating curve shall be as shown in figure 5.

3.5.6 Data rate graphs. The data rate graphs shall be as shown in figures 6 through 10.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/14630</b>
		<b>REV     A</b>	<b>PAGE    4</b>

TABLE I. Electrical performance characteristics. 1/

Test	Symbol	Conditions 5 V operation 2/	Temperature, TA	Device type	Limits		Unit
					Min	Max	
DC specifications							
Input supply current per channel, quiescent	IDD1 (Q)		-55°C to +125°C	01		0.83	mA
			+25°C		0.57 typical		
Output supply current per channel, quiescent	IDDO (Q)		-55°C to +125°C	01		0.35	mA
			+25°C		0.29 typical		
Total supply current 3/ DC to 2 Mbps							
VDD1 supply current	IDD1(Q)	DC to 1 MHz logical signal frequency	-55°C to +125°C	01		3.2	mA
			+25°C		2.5 typical		
VDD2 supply current	IDD2(Q)	DC to 1 MHz logical signal frequency	-55°C to +125°C	01		2.4	mA
			+25°C		1.6 typical		
Total supply current 3/ 10 Mbps							
VDD1 supply current	IDD1(10)	5 MHz logical signal frequency	-55°C to +125°C	01		10.6	mA
			+25°C		7.4 typical		
VDD2 supply current	IDD2(10)	5 MHz logical signal frequency	-55°C to +125°C	01		6.5	mA
			+25°C		4.4 typical		
DC specifications							
Input leakage per channel	II	0 V ≤ VIX ≤ VDDX	-55°C to +125°C	01	-10	+10	μA
			+25°C		+0.01 typical		
VEX input pull up current	IPU	VEX = 0 V	-55°C to +125°C	01	-10		μA
			+25°C		-3 typical		
Tristate leakage current per channel	IOZ		-55°C to +125°C	01	-10	+10	μA
			+25°C		+0.01 typical		
Logic high input threshold	VIH, VEH		-55°C to +125°C	01	2.0		V
Logic low input threshold	VIL, VEL		-55°C to +125°C	01		0.8	V

See footnotes at end of table.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/14630</b>
		<b>REV A</b>	<b>PAGE 5</b>

TABLE I. Electrical performance characteristics – Continued. 1/

Test	Symbol	Conditions 5 V operation 2/	Temperature, TA	Device type	Limits		Unit
					Min	Max	
DC specifications – continued.							
Logic high output voltages	VOAH, VOBH	IOX = -20 $\mu$ A, VIX = VIXH 4/ 5/	-55°C to +125°C	01	(VDD1 or VDD2) - 0.1		V
			+25°C		5.0 typical		
	VOCH, VODH	IOX = -4 mA, VIX = VIXH 4/ 5/	-55°C to +125°C		(VDD1 or VDD2) - 0.4		
			+25°C		4.8 typical		
Logic low output voltage	VOAL, VOBL	IOX = 20 $\mu$ A, VIX = VIXL 4/ 6/	-55°C to +125°C	01		0.1	V
			+25°C		0.0 typical		
	VOCL, VODL	IOX = 400 $\mu$ A, VIX = VIXL 4/ 6/	-55°C to +125°C			0.1	
			+25°C		0.04 typical		
		IOX = 4 mA, VIX = VIXL 4/ 6/	-55°C to +125°C			0.4	
			+25°C		0.2 typical		
Switching specifications.							
Minimum pulse width	PW	CL = 15 pF, CMOS signal levels	-55°C to +125°C	01		100	ns
Maximum data rate		CL = 15 pF, CMOS signal levels	-55°C to +125°C	01	10		Mbps
Propagation delay	tPHL, tPLH	CL = 15 pF, CMOS signal levels	-55°C to +125°C	01	20	50	ns
			+25°C		32 typical		
Pulse width distortion  tPLH – tPHL	PWD	CL = 15 pF, CMOS signal levels	-55°C to +125°C	01		3	ns
Pulse width distortion  tPLH – tPHL  change versus temperature		CL = 15 pF, CMOS signal levels	+25°C	01	5 typical		ps/°C
Propagation delay skew	tPSK	CL = 15 pF, CMOS signal levels	-55°C to +125°C	01		15	ns

See footnotes at end of table.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/14630</b>
		REV    A	PAGE    6

TABLE I. Electrical performance characteristics – Continued. 1/

Test	Symbol	Conditions 5 V operation 2/	Temperature, TA	Device type	Limits		Unit
					Min	Max	
Switching specifications – continued.							
Channel to channel matching, codirectional channels	tPSKCD	CL = 15 pF, CMOS signal levels	-55°C to +125°C	01		3	ns
Channel to channel matching, opposing directional channels	tPSKOD	CL = 15 pF, CMOS signal levels	-55°C to +125°C	01		6	ns
Output propagation delay, disable (high/low to high impedance)	tPHZ, tPLZ	CL = 15 pF, CMOS signal levels	-55°C to +125°C	01		8	ns
			+25°C		6 typical		
Output propagation delay, enable (high impedance to high/low)	tPZH, tPZL	CL = 15 pF, CMOS signal levels	-55°C to +125°C	01		8	ns
			+25°C		6 typical		
Output rise/fall time (10% to 90%)	tR / tF	CL = 15 pF, CMOS signal levels	+25°C	01	2.5 typical		ns
Common mode 7/ transient immunity logic high output	CMH	VIX = VDD1/VDD2, VCM = 1000 V, transient magnitude = 800 V	-55°C to +125°C	01	25		kV/μs
			+25°C		35 typical		
Common mode 7/ transient immunity logic low output	CML	VIX = 0 V, VCM = 1000 V, transient magnitude = 800 V	-55°C to +125°C	01	25		kV/μs
			+25°C		35 typical		
Refresh rate	fr		+25°C	01	1.2 typical		Mbps
Dynamic supply current per channel, input	IDD(I)	8/	+25°C	01	0.20 typical		mA/ Mbps
Dynamic supply current per channel, output	IDD(O)	8/	+25°C	01	0.05 typical		mA/ Mbps

See footnotes at end of table.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/14630</b>
		REV    A	PAGE    7

TABLE I. Electrical performance characteristics – Continued. 1/

Test	Symbol	Conditions 3.3 V operation <u>9/</u>	Temperature, T <sub>A</sub>	Device type	Limits		Unit
					Min	Max	
DC specifications							
Input supply current per channel, quiescent	IDD1 (Q)		-55°C to +125°C	01		0.49	mA
			+25°C		0.31 typical		
Output supply current per channel, quiescent	IDDO (Q)		-55°C to +125°C	01		0.27	mA
			+25°C		0.19 typical		
Total supply current	<u>3/</u>	DC to 2 Mbps					
VDD1 supply current	IDD1(Q)	DC to 1 MHz logical signal frequency	-55°C to +125°C	01		1.9	mA
			+25°C		1.4 typical		
VDD2 supply current	IDD2(Q)	DC to 1 MHz logical signal frequency	-55°C to +125°C	01		1.5	mA
			+25°C		0.9 typical		
Total supply current	<u>3/</u>	10 Mbps					
VDD1 supply current	IDD1(10)	5 MHz logical signal frequency	-55°C to +125°C	01		5.6	mA
			+25°C		4.1 typical		
VDD2 supply current	IDD2(10)	5 MHz logical signal frequency	-55°C to +125°C	01		3.3	mA
			+25°C		2.5 typical		
DC specifications							
Input leakage per channel	I <sub>I</sub>	0 V ≤ V <sub>Ix</sub> ≤ V <sub>DDX</sub>	-55°C to +125°C	01	-10	+10	μA
			+25°C		+0.01 typical		
VEX input pull up current	I <sub>PU</sub>	VEX = 0 V	-55°C to +125°C	01	-10		μA
			+25°C		-3 typical		
Tristate leakage current per channel	I <sub>OZ</sub>		-55°C to +125°C	01	-10	+10	μA
			+25°C		+0.01 typical		
Logic high input threshold	V <sub>IH</sub> , V <sub>EH</sub>		-55°C to +125°C	01	1.6		V
Logic low input threshold	V <sub>IL</sub> , V <sub>EL</sub>		-55°C to +125°C	01		0.4	V

See footnotes at end of table.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/14630</b>
		REV    A	PAGE    8



TABLE I. Electrical performance characteristics – Continued. 1/

Test	Symbol	Conditions 3.3 V operation 9/	Temperature, TA	Device type	Limits		Unit
					Min	Max	
DC specifications – continued.							
Logic high output voltages	VOAH, VOBH	IOX = -20 $\mu$ A, VIX = VIXH 4/ 5/	-55°C to +125°C	01	(VDD1 or VDD2) - 0.1		V
			+25°C		3.3 typical		
	VOCH, VODH	IOX = -4 mA, VIX = VIXH 4/ 5/	-55°C to +125°C		(VDD1 or VDD2) - 0.4		
			+25°C		2.8 typical		
Logic low output voltage	VOAL, VOBL	IOX = 20 $\mu$ A, VIX = VIXL 4/ 6/	-55°C to +125°C	01		0.1	V
			+25°C		0.0 typical		
	VOCL, VODL	IOX = 400 $\mu$ A, VIX = VIXL 4/ 6/	-55°C to +125°C			0.1	
			+25°C		0.04 typical		
		IOX = 4 mA, VIX = VIXL 4/ 6/	-55°C to +125°C			0.4	
			+25°C		0.2 typical		
Switching specifications							
Minimum pulse width	PW	CL = 15 pF, CMOS signal levels	-55°C to +125°C	01		100	ns
Maximum data rate		CL = 15 pF, CMOS signal levels	-55°C to +125°C	01	10		Mbps
Propagation delay	tPHL, tPLH	CL = 15 pF, CMOS signal levels	-55°C to +125°C	01	20	50	ns
			+25°C		38 typical		
Pulse width distortion  tPLH – tPHL	PWD	CL = 15 pF, CMOS signal levels	-55°C to +125°C	01		3	ns
Pulse width distortion  tPLH – tPHL  change versus temperature		CL = 15 pF, CMOS signal levels	+25°C	01	5 typical		ps/°C
Propagation delay skew	tPSK	CL = 15 pF, CMOS signal levels	-55°C to +125°C	01		22	ns

See footnotes at end of table.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/14630</b>
		REV A	PAGE 9

TABLE I. Electrical performance characteristics – Continued. 1/

Test	Symbol	Conditions 3.3 V operation <u>9/</u>	Temperature, TA	Device type	Limits		Unit
					Min	Max	
Switching specifications – continued.							
Channel to channel matching, codirectional channels	tPSKCD	CL = 15 pF, CMOS signal levels	-55°C to +125°C	01		3	ns
Channel to channel matching, opposing directional channels	tPSKOD	CL = 15 pF, CMOS signal levels	-55°C to +125°C	01		6	ns
Output propagation delay, disable (high/low to high impedance)	tPHZ, tPLZ	CL = 15 pF, CMOS signal levels	-55°C to +125°C	01		8	ns
			+25°C		6 typical		
Output propagation delay, enable (high impedance to high/low)	tPZH, tPZL	CL = 15 pF, CMOS signal levels	-55°C to +125°C	01		8	ns
			+25°C		6 typical		
Output rise/fall time (10% to 90%)	tR / tF	CL = 15 pF, CMOS signal levels	+25°C	01	3 typical		ns
Common mode <u>7/</u> transient immunity logic high output	CMH	VIX = VDD1/VDD2, VCM = 1000 V, transient magnitude = 800 V	-55°C to +125°C	01	25		kV/μs
			+25°C		35 typical		
Common mode <u>7/</u> transient immunity logic low output	CML	VIX = 0 V, VCM = 1000 V, transient magnitude = 800 V	-55°C to +125°C	01	25		kV/μs
			+25°C		35 typical		
Refresh rate	fr		+25°C	01	1.1 typical		Mbps
Dynamic supply current per channel, input	IDDI(D)	<u>8/</u>	+25°C	01	0.10 typical		mA/ Mbps
Dynamic supply current per channel, output	IDDO(D)	<u>8/</u>	+25°C	01	0.03 typical		mA/ Mbps

See footnotes at end of table.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/14630</b>
		<b>REV     A</b>	<b>PAGE    10</b>

TABLE I. Electrical performance characteristics – Continued. 1/

Test	Symbol	Conditions 5 V / 3.3 V or 3.3 V / 5 V operation 10/	Temperature, T <sub>A</sub>	Device type	Limits		Unit
					Min	Max	
DC specifications							
Input supply current per channel, quiescent	IDD1 (Q)	5 V / 3.3 V operation	-55°C to +125°C	01		0.83	mA
			+25°C		0.57 typical		
		3.3 V / 5 V operation	-55°C to +125°C			0.49	
			+25°C		0.31 typical		
Output supply current per channel, quiescent	IDDO (Q)	5 V / 3.3 V operation	-55°C to +125°C	01		0.27	mA
			+25°C		0.29 typical		
		3.3 V / 5 V operation	-55°C to +125°C			0.35	
			+25°C		0.19 typical		
Total supply current	3/	DC to 2 Mbps					
VDD1 supply current	IDD1(Q)	DC to 1 MHz logical signal frequency, 5 V / 3.3 V operation	-55°C to +125°C	01		3.2	mA
			+25°C		2.5 typical		
		DC to 1 MHz logical signal frequency, 3.3 V / 5 V operation	-55°C to +125°C			1.9	
			+25°C		1.4 typical		
VDD2 supply current	IDD2(Q)	DC to 1 MHz logical signal frequency, 5 V / 3.3 V operation	-55°C to +125°C	01		1.5	mA
			+25°C		0.9 typical		
		DC to 1 MHz logical signal frequency, 3.3 V / 5 V operation	-55°C to +125°C			2.4	
			+25°C		1.6 typical		
Total supply current	3/	10 Mbps					
VDD1 supply current	IDD1(10)	5 MHz logical signal frequency, 5 V / 3.3 V operation	-55°C to +125°C	01		10.6	mA
			+25°C		7.4 typical		
		5 MHz logical signal frequency, 3.3 V / 5 V operation	-55°C to +125°C			5.6	
			+25°C		4.1 typical		

See footnotes at end of table.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/14630</b>
		<b>REV A</b>	<b>PAGE 11</b>

TABLE I. Electrical performance characteristics – Continued. 1/

Test	Symbol	Conditions 5 V / 3.3 V or 3.3 V / 5 V operation <u>10/</u>	Temperature, T <sub>A</sub>	Device type	Limits		Unit
					Min	Max	
DC specifications – continued.							
Total supply current <u>3/</u> 10 Mbps							
VDD2 supply current	IDD2(10)	5 MHz logical signal frequency, 5 V / 3.3 V operation	-55°C to +125°C	01		3.3	mA
			+25°C		2.5 typical		
		5 MHz logical signal frequency, 3.3 V / 5 V operation	-55°C to +125°C			6.5	
			+25°C		4.4 typical		
Input leakage per channel	I <sub>I</sub>	0 V ≤ V <sub>Ix</sub> ≤ VDDX	-55°C to +125°C	01	-10	+10	μA
			+25°C		+0.01 typical		
VEX input pull up current	IPU	VEX = 0 V	-55°C to +125°C	01	-10		μA
			+25°C		-3 typical		
Tristate leakage current per channel	IOZ		-55°C to +125°C	01	-10	+10	μA
			+25°C		+0.01 typical		
Logic high input threshold	V <sub>IH</sub> , V <sub>EH</sub>	5 V / 3.3 V operation	-55°C to +125°C	01	2.0		V
		3.3 V / 5 V operation			1.6		
Logic low input threshold	V <sub>IL</sub> , V <sub>EL</sub>	5 V / 3.3 V operation	-55°C to +125°C	01		0.8	V
		3.3 V / 5 V operation				0.4	
Logic high output voltages	VOAH, VOBH	IOX = -20 μA, V <sub>Ix</sub> = V <sub>IxH</sub> <u>4/ 5/</u>	-55°C to +125°C	01	(VDD1 or VDD2) - 0.1		V
			+25°C		(VDD1 or VDD2) typical		
	VOCH, VODH	IOX = -4 mA, V <sub>Ix</sub> = V <sub>IxH</sub> <u>4/ 5/</u>	-55°C to +125°C		(VDD1 or VDD2) - 0.4		
			+25°C		(VDD1 or VDD2) - 0.2 typical		

See footnotes at end of table.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/14630</b>
		<b>REV A</b>	<b>PAGE 12</b>

TABLE I. Electrical performance characteristics – Continued. 1/

Test	Symbol	Conditions 5 V / 3.3 V or 3.3 V / 5 V operation <u>10/</u>	Temperature, T <sub>A</sub>	Device type	Limits		Unit
					Min	Max	
DC specifications – continued.							
Logic low output voltage	VOAL, VOBL	I <sub>OX</sub> = 20 μA, V <sub>IX</sub> = V <sub>IXL</sub> <u>4/ 6/</u>	-55°C to +125°C	01		0.1	V
			+25°C		0.0 typical		
	VOCL, VODL	I <sub>OX</sub> = 400 μA, V <sub>IX</sub> = V <sub>IXL</sub> <u>4/ 6/</u>	-55°C to +125°C			0.1	
			+25°C		0.04 typical		
		I <sub>OX</sub> = 4 mA, V <sub>IX</sub> = V <sub>IXL</sub> <u>4/ 6/</u>	-55°C to +125°C			0.4	
			+25°C		0.2 typical		
Switching specifications							
Minimum pulse width	PW	CL = 15 pF, CMOS signal levels	-55°C to +125°C	01		100	ns
Maximum data rate		CL = 15 pF, CMOS signal levels	-55°C to +125°C	01	10		Mbps
Propagation delay	t <sub>PHL</sub> , t <sub>PLH</sub>	CL = 15 pF, CMOS signal levels	-55°C to +125°C	01	15	50	ns
			+25°C		35 typical		
Pulse width distortion  t <sub>PLH</sub> – t <sub>PHL</sub>	PWD	CL = 15 pF, CMOS signal levels	-55°C to +125°C	01		3	ns
Pulse width distortion  t <sub>PLH</sub> – t <sub>PHL</sub>   change versus temperature		CL = 15 pF, CMOS signal levels	+25°C	01	5 typical		ps/°C
Propagation delay skew	t <sub>PSK</sub>	CL = 15 pF, CMOS signal levels	-55°C to +125°C	01		22	ns

See footnotes at end of table.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/14630</b>
		<b>REV A</b>	<b>PAGE 13</b>

TABLE I. Electrical performance characteristics – Continued. 1/

Test	Symbol	Conditions 5 V / 3.3 V or 3.3 V / 5 V operation <u>10/</u>	Temperature, TA	Device type	Limits		Unit
					Min	Max	
Switching specifications – continued.							
Channel to channel matching, codirectional channels	tPSKCD	CL = 15 pF, CMOS signal levels	-55°C to +125°C	01		3	ns
Channel to channel matching, opposing directional channels	tPSKOD	CL = 15 pF, CMOS signal levels	-55°C to +125°C	01		6	ns
Output propagation delay, disable (high/low to high impedance)	tPHZ, tPLZ	CL = 15 pF, CMOS signal levels	-55°C to +125°C	01		8	ns
			+25°C		6 typical		
Output propagation delay, enable (high impedance to high/low)	tPZH, tPZL	CL = 15 pF, CMOS signal levels	-55°C to +125°C	01		8	ns
			+25°C		6 typical		
Output rise/fall time (10% to 90%)	tR / tF	CL = 15 pF, CMOS signal levels, 5 V / 3.3 V operation	+25°C	01	3 typical		ns
		CL = 15 pF, CMOS signal levels, 3.3 V / 5 V operation			2.5 typical		
Common mode <u>I</u> /transient immunity logic high output	CMH	VIX = VDD1/VDD2, VCM = 1000 V, transient magnitude = 800 V	-55°C to +125°C	01	25		kV/μs
			+25°C		35 typical		
Common mode <u>I</u> /transient immunity logic low output	CML	VIX = 0 V, VCM = 1000 V, transient magnitude = 800 V	-55°C to +125°C	01	25		kV/μs
			+25°C		35 typical		
Refresh rate	fr	5 V / 3.3 V operation	+25°C	01	1.2 typical		Mbps
		3.3 V / 5 V operation			1.1 typical		

See footnotes at end of table.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/14630</b>
		REV    A	PAGE    14

TABLE I. Electrical performance characteristics – Continued. 1/

Test	Symbol	Conditions 5 V / 3.3 V or 3.3 V / 5 V operation <u>10/</u>	Temperature, T <sub>A</sub>	Device type	Limits		Unit
					Min	Max	
Dynamic supply current per channel, input	IDDI(D)	5 V / 3.3 V operation <u>8/</u>	+25°C	01	0.20 typical		mA/ Mbps
		3.3 V / 5 V operation <u>8/</u>			0.10 typical		
Dynamic supply current per channel, output	IDDO(D)	5 V / 3.3 V operation <u>8/</u>	+25°C	01	0.03 typical		mA/ Mbps
		3.3 V / 5 V operation <u>8/</u>			0.05 typical		

- 1/ Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design.
- 2/ All voltages are relative to their respective ground.  $4.5\text{ V} \leq \text{VDD1} \leq 5.5\text{ V}$  and  $4.5\text{ V} \leq \text{VDD2} \leq 5.5\text{ V}$ . Unless otherwise specified, all minimum / maximum specifications apply over the entire recommended operation range. All typical specifications are at  $T_A = 25^\circ\text{C}$ ,  $\text{VDD1} = \text{VDD2} = 5\text{ V}$ .
- 3/ The supply current values for all four channels are combined when running at identical data rates. Output supply current values are specified with no output load present. See figures 6 through 8 for information on per channel supply current as a function of data rate for unloaded and loaded conditions. See figures 9 and 10 for total VDD1 and VDD2 supply currents as a function of data rate for device channel configurations.
- 4/ I<sub>OX</sub> is the channel X output current, where X = A, B, C, or D.
- 5/ V<sub>IXH</sub> is the input side logic high.
- 6/ V<sub>IXL</sub> is the input side logic low.
- 7/ CMH is the maximum common mode voltage slew rate that can be sustained while maintaining the (V<sub>OUT</sub>) > 0.8 VDD<sub>2</sub>. CML is the maximum common mode voltage slew rate that can be sustained while maintain V<sub>OUT</sub> < 0.8 V. The common mode voltage slew rates apply to both rising and falling common mode voltage edges. The transient magnitude is the range over which the common mode is slewed.
- 8/ Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See figures 6 through 8 for information on per channel supply current for unloaded and loaded conditions.
- 9/ All voltages are relative to their respective ground.  $3.135\text{ V} \leq \text{VDD1} \leq 3.6\text{ V}$  and  $3.135\text{ V} \leq \text{VDD2} \leq 3.6\text{ V}$ . Unless otherwise specified, all minimum / maximum specifications apply over the entire recommended operation range. All typical specifications are at  $T_A = 25^\circ\text{C}$ ,  $\text{VDD1} = \text{VDD2} = 3.3\text{ V}$ .
- 10/ All voltages are relative to their respective ground. For 5 V / 3.3 V operation,  $4.5\text{ V} \leq \text{VDD1} \leq 5.5\text{ V}$  and  $3.135\text{ V} \leq \text{VDD2} \leq 3.6\text{ V}$ , and for 3.3 V / 5 V operation,  $3.135\text{ V} \leq \text{VDD1} \leq 3.6\text{ V}$  and  $4.5\text{ V} \leq \text{VDD2} \leq 5.5\text{ V}$ . Unless otherwise specified, all minimum / maximum specifications apply over the entire recommended operation range. All typical specifications are at  $T_A = 25^\circ\text{C}$ ,  $\text{VDD1} = 3.3\text{ V}$ ,  $\text{VDD2} = 5\text{ V}$  or  $\text{VDD1} = 5\text{ V}$ ,  $\text{VDD2} = 3.3\text{ V}$ .

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/14630</b>
		<b>REV A</b>	<b>PAGE 15</b>

Case X




FIGURE 1. Case outline.

<p>DLA LAND AND MARITIME COLUMBUS, OHIO</p>	<p>SIZE <b>A</b></p>	<p>CODE IDENT NO. <b>16236</b></p>	<p>DWG NO. <b>V62/14630</b></p>
		<p>REV    <b>A</b></p>	<p>PAGE    <b>16</b></p>



Case X – continued.

Symbol	Dimensions			
	Inches		Millimeters	
	Min	Max	Min	Max
A	0.0925	0.1043	2.35	2.65
A1	0.0039	0.0118	0.10	0.30
b	0.0122	0.0201	0.31	0.51
c	0.0079	0.0130	0.20	0.33
D	0.3976	0.4134	10.10	10.50
E	0.2913	0.2992	7.40	7.60
E1	0.3937	0.4193	10.00	10.65
e	0.0500 BSC		1.27 BSC	
L	0.0157	0.0500	0.40	1.27
n		16		16

NOTES:

1. Controlling dimensions are millimeter, inch dimensions are given for reference only.
2. Falls within JEDEC MS-013 variation AA.

FIGURE 1. Case outline - continued.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/14630</b>
		<b>REV     A</b>	<b>PAGE    17</b>

Device type	01	
Case outline	X	
Terminal number	Terminal symbol	Description
1	VDD1	Supply voltage for isolator side 1, 3.135 V to 5.5 V.
2	GND1	Ground 1. Ground reference for isolator side 1. See note 1
3	VIA	Logic input A.
4	VIB	Logic input B.
5	VIC	Logic input C.
6	VOD	Logic output D.
7	VE1	Output enable 1. Active high logic input. VOD output is enabled when VE1 is high or disconnected. VOD output is disabled when VE1 is low. In noisy environments, connecting VE1 to an external logic high or low is recommended.
8	GND1	Ground 1. Ground reference for isolator side 1. See note 1.
9	GND2	Ground 2. Ground reference for isolator side 2.
10	VE2	Output enable 2. Active high logic input. VOA, VOB, and VOC outputs are enabled when VE2 is high or disconnected. VOA, VOB, and VOC outputs are disabled when VE2 is low. In noisy environments, connecting VE2 to an external logic high or low is recommended.
11	VID	Logic input D.
12	VOC	Logic output C.
13	VOB	Logic output B.
14	VOA	Logic output A.
15	GND2	Ground 2. Ground reference for isolator side 2.
16	VDD2	Supply voltage for isolator side 2, 3.135 V to 5.5 V.

NOTE:

- Both GND1 pins are internally connected and connecting both to GND1 is recommended.  
Both GND2 pins are internally connected and connecting both to GND2 is recommended.  
In noisy environments, connecting output enables (VE1 and VE2) to an external logic high or low is recommended.

FIGURE 2. Terminal connections.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/14630</b>
		REV    A	PAGE    18

Positive logic

VIX input	VEX input	VDDI state	VDDO state	VOX output	Notes
H	H or NC	Powered	Powered	H	
L	H or NC	Powered	Powered	L	
X	L	Powered	Powered	Z	
X	H or NC	Unpowered	Powered	H	Outputs return to the input state within 1 $\mu$ s of VDDI power restoration.
X	L	Unpowered	Powered	Z	
X	X	Powered	Unpowered	Indeterminate	Outputs return to the input state within 1 $\mu$ s of VDDO power restoration if VEX state is H or NC. Outputs return to high impedance state within 8 ns of VDDO power restoration if VEX state is L.

- 1/ VIX and VOX refer to the input and output signals of a given channel (A, B, C, or D). VEX refers to the output enable signal on the same side as the VOX outputs. VDDI and VDDO refer to the supply voltages on the input and output sides of the given channel, respectively.
- 2/ H is high, L is low, X is don't care, and NC is no connect.
- 3/ In noisy environments, connecting VEX to an external logic high or low is recommended.

FIGURE 3. Truth table.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/14630</b>
		REV A	PAGE 19




FIGURE 4. Logic diagram.

<p><b>DLA LAND AND MARITIME COLUMBUS, OHIO</b></p>	<p><b>SIZE A</b></p>	<p><b>CODE IDENT NO. 16236</b></p>	<p><b>DWG NO. V62/14630</b></p>
		<p>REV    A</p>	<p>PAGE    20</p>




FIGURE 5. Thermal derating curve.

<p align="center"><b>DLA LAND AND MARITIME COLUMBUS, OHIO</b></p>	<p align="center"><b>SIZE A</b></p>	<p align="center"><b>CODE IDENT NO. 16236</b></p>	<p align="center"><b>DWG NO. V62/14630</b></p>
		<p align="center">REV    A</p>	<p align="center">PAGE    21</p>




FIGURE 6. Typical input supply current per channel versus data rate (no load).




FIGURE 7. Typical output supply current per channel versus data rate (no load).

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/14630</b>
		REV    A	PAGE    22




FIGURE 8. Typical output supply current per channel versus data rate (15 pF output load).




FIGURE 9. Typical VDD1 supply current versus data rate for 5 V and 3.3 V operation.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/14630</b>
		REV    A	PAGE    23




FIGURE 10. Typical VDD2 supply current versus data rate for 5 V and 3.3 V operation.

<p align="center"><b>DLA LAND AND MARITIME COLUMBUS, OHIO</b></p>	<p align="center"><b>SIZE A</b></p>	<p align="center"><b>CODE IDENT NO. 16236</b></p>	<p align="center"><b>DWG NO. V62/14630</b></p>
		<p align="center">REV    A</p>	<p align="center">PAGE    24</p>



4. VERIFICATION

4.1 Product assurance requirements. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable.

5. PREPARATION FOR DELIVERY

5.1 Packaging. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturer's standard commercial practices for electrostatic discharge sensitive devices.

6. NOTES

6.1 ESDS. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum.

6.2 Configuration control. The data contained herein is based on the salient characteristics of the device manufacturer's data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided.

6.3 Suggested source(s) of supply. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item. DLA Land and Maritime maintains an online database of all current sources of supply at <https://landandmaritimeapps.dla.mil/programs/smcr/>.

Vendor item drawing administrative control number <u>1/</u>	Device manufacturer CAGE code	Vendor part number
V62/14630-01XE	24355	ADUM3401TRWZ-EP

1/ The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation.

CAGE code

24355

Source of supply

Analog Devices  
 Route 1 Industrial Park  
 P.O. Box 9106  
 Norwood, MA 02062  
 Point of contact: 20 Alpha Road  
 Chelmsford, MA 01824-4123

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/14630</b>
		REV A	PAGE 25