

REVISIONS			
LTR	DESCRIPTION	DATE	APPROVED
A	Delete figure 5 and all Vs = +3 V tests under Table I. - ro	14-04-03	C. SAFFLE
B	Update JEDEC package from MO-178-AA to MO-178. Add 3 footnotes to ESD section under paragraph 1.3. Add supply voltage limits to paragraph 1.4. Add JEDEC references to paragraph 2. Add sentence to footnote 2/ as specified under Table I. Update the "L" dimension maximum limit as specified under Figure 1. Add terminal descriptions to Figure 2. - ro	20-02-05	J. ESCHMEYER



Prepared in accordance with ASME Y14.24

Vendor item drawing

REV																				
PAGE																				
REV																				
PAGE																				
REV STATUS OF PAGES	REV	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B
	PAGE	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17		


PMIC N/A	PREPARED BY RICK OFFICER	DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 https://www.dla.mil/LandandMaritime	
Original date of drawing YY-MM-DD 14-02-25	CHECKED BY RAJESH PITHADIA	TITLE MICROCIRCUIT, LINEAR, LOW POWER, SINGLE SUPPLY, WIDEBAND OPERATIONAL AMPLIFIER, MONOLITHIC SILICON	
	APPROVED BY CHARLES F. SAFFLE		
	SIZE A	CODE IDENT. NO. 16236	DWG NO. V62/14610
	REV	B	PAGE 1 OF 17

DISTRIBUTION STATEMENT A. Approved for public release. Distribution is unlimited.

1. SCOPE

1.1 Scope. This drawing documents the general requirements of a high performance low power, single supply wideband operational amplifier microcircuit, with an operating temperature range of -40°C to +105°C.

1.2 Vendor Item Drawing Administrative Control Number. The manufacturer's PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation:



1.2.1 Device type(s).

<u>Device type</u>	<u>Generic</u>	<u>Circuit function</u>
01	OPA830-EP	Low power, single supply wideband operational amplifier

1.2.2 Case outline(s). The case outline(s) are as specified herein.

<u>Outline letter</u>	<u>Number of pins</u>	<u>JEDEC PUB 95</u>	<u>Package style</u>
X	5	MO-178	Plastic small outline

1.2.3 Lead finishes. The lead finishes are as specified below or other lead finishes as provided by the device manufacturer:

<u>Finish designator</u>	<u>Material</u>
A	Hot solder dip
B	Tin-lead plate
C	Gold plate
D	Palladium
E	Gold flash palladium
F	Tin-lead alloy (BGA/CGA)
Z	Other

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/14610
		REV B	PAGE 2

1.3 Absolute maximum ratings. 1/

Power supply	12 V dc
Differential input voltage	±2.5 V
Internal power dissipation (PD)	73 mW
Input voltage range (single supply)	-0.5 V to +Vs + 0.3 V
Storage temperature range	-65°C to +125°C
Junction temperature range (TJ)	+150°C
Lead temperature (soldering, 10 seconds)	+300°C
Electrostatic discharge (ESD): <u>2/</u>	
Human body model (HBM)	2,000 V <u>3/</u>
Charge device model (CDM)	1,500 V <u>4/</u>
Machine model (MM)	200 V

1.4 Recommended operating conditions. 5/

Dual supply voltage.....	±5 V nominal, ±5.5 V maximum
Single supply voltage	5 V nominal, 11 V maximum
Operating junction temperature range (TJ)	-40°C to +105°C

1.5 Thermal characteristics.

Thermal metric	Symbol	Case X	Unit
Thermal resistance, junction-to-ambient	θ_{JA}	218.8	°C/W
Thermal resistance, junction-to-case (top)	$\theta_{JC(TOP)}$	87.0	°C/W
Thermal resistance, junction-to-board	θ_{JB}	45.2	°C/W
Characterization parameter, junction-to-top	ψ_{JT}	4.4	°C/W
Characterization parameter, junction-to-board	ψ_{JB}	44.4	°C/W

-
- 1/ Stresses beyond those listed under “absolute maximum rating” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
 - 2/ Electrostatic discharge (ESD) to measure device sensitivity and immunity to damage caused by assembly line electrostatic discharges in to the device.
 - 3/ Level listed above is the passing level per JEDEC JS-001. JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process.
 - 4/ Level listed above is the passing level per EIA-JEDEC JESD22-C101. JEDEC document JEP157 states that 250 V HBM allows safe manufacturing with a standard ESD control process.
 - 5/ Use of this product beyond the manufacturers design rules or stated parameters is done at the user’s risk. The manufacturer and/or distributor maintain no responsibility or liability for product used beyond the stated limits.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/14610
		REV B	PAGE 3

2. APPLICABLE DOCUMENTS

JEDEC Solid State Technology Association

- JEDEC JS-001 – Human Body Model Testing of Integrated Circuits
- JEDEC JESD22-C101 – Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronics Components
- JEDEC PUB 95 – Registered and Standard Outlines for Semiconductor Devices
- JEDEC JEP 155 – Recommended ESD Target Levels for HBM/MM Qualification
- JEDEC JEP 157 – Recommended ESD-CDM Target Levels

(Copies of these documents are available online at <https://www.jedec.org>.)

3. REQUIREMENTS

3.1 Marking. Parts shall be permanently and legibly marked with the manufacturer’s part number as shown in 6.3 herein and as follows:

- A. Manufacturer’s name, CAGE code, or logo
- B. Pin 1 identifier
- C. ESDS identification (optional)

3.2 Unit container. The unit container shall be marked with the manufacturer’s part number and with items A and C (if applicable) above.

3.3 Electrical characteristics. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.

3.4 Design, construction, and physical dimension. The design, construction, and physical dimensions are as specified herein.

3.5 Diagrams.

3.5.1 Case outline. The case outline shall be as shown in 1.2.2 and figure 1.

3.5.2 Terminal connections. The terminal connections shall be as shown in figure 2.

3.5.3 Test circuits. The test circuits shall be as shown in figures 3 and 4.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/14610
		REV B	PAGE 4

TABLE I. Electrical performance characteristics. 1/

Test	Symbol	Conditions <u>2/</u> Vs = ±5 V	Temperature, TA	Device type	Limits		Unit
					Min	Max	
AC performance.		See figure 3.					
Small signal bandwidth	SSBW	G = +1, VO ≤ 0.2 VPP	+25°C	01	310 typical		MHz
		G = +2, VO ≤ 0.2 VPP	-40°C to +85°C		65		
			+25°C		120 typical		
		G = +5, VO ≤ 0.2 VPP	-40°C to +85°C		15		
			+25°C		25 typical		
		G = +10, VO ≤ 0.2 VPP	-40°C to +85°C		6		
+25°C	11 typical						
Gain bandwidth product	GBWP	G ≥ +10	-40°C to +85°C	01	80		MHz
			+25°C		110 typical		
Peaking at a gain of +1		VO ≤ 0.2 VPP	+25°C	01	6 typical		dB
Slew rate	SR	G = +2, 2 V step	-40°C to +85°C	01	260		V/μs
			+25°C		600 typical		
Rise time	tR	0.5 V step	-40°C to +85°C	01		5.9	ns
			+25°C		3.3 typical		
Fall time	tF	0.5 V step	-40°C to +85°C	01		6	ns
			+25°C		3.5 typical		
Settling time to 0.1%	ts	G = +2, 1 V step	-40°C to +85°C	01		66	ns
			+25°C		42 typical		
Harmonic distortion.		VO = 2 VPP, f = 5 MHz					
2 nd harmonic		RL = 150 Ω	-40°C to +85°C	01		-56	dBc
			+25°C		-67 typical		
		RL ≥ 500 Ω	-40°C to +85°C			-60	
			+25°C		-71 typical		

See footnotes at end of table.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/14610
		REV B	PAGE 5

TABLE 1. Electrical performance characteristics – Continued. 17

Test	Symbol	Conditions Z $V_S = \pm 5\text{ V}$	Temperature, TA	Device type	Limits		Unit
					Min	Max	

AC performance – continued. See figure 3.
 Harmonic distortion – continued. $V_O = 2\text{ V}_{PP}$, $f = 5\text{ MHz}$

3 rd harmonic		$R_L = 150\ \Omega$	$-40^\circ\text{C to } +85^\circ\text{C}$	01	-48	-60 typical	dBc
			$+25^\circ\text{C}$		-59		
			$-40^\circ\text{C to } +85^\circ\text{C}$		-77 typical		
			$+25^\circ\text{C}$				
Input voltage noise	$f > 1\text{ MHz}$	$-40^\circ\text{C to } +85^\circ\text{C}$	01	11.5	9.5 typical	$\sqrt{\text{Hz}}$	
				5.7	3.7 typical	$\text{pA} / \sqrt{\text{Hz}}$	
Input current noise	$f > 1\text{ MHz}$	$-40^\circ\text{C to } +85^\circ\text{C}$	01	5.7	3.7 typical	$\text{pA} / \sqrt{\text{Hz}}$	
				0.07 typical	0.17 typical	$^\circ$	
NTSC differential gain			$+25^\circ\text{C}$		0.07 typical	%	
NTSC differential phase			$+25^\circ\text{C}$		0.17 typical	$^\circ$	

Open loop voltage gain	AVOL	$-40^\circ\text{C to } +105^\circ\text{C}$	01	64	74 typical	dB
				$+25^\circ\text{C}$		
				$-40^\circ\text{C to } +105^\circ\text{C}$	± 1.5 typical	
				$+25^\circ\text{C}$		
Input offset voltage	VIO	$-40^\circ\text{C to } +105^\circ\text{C}$	01	± 8.6	± 1.5 typical	mV
				± 35		
Average offset voltage drift	ΔV_{IO}	$+25^\circ\text{C}$	01	± 35		$\mu\text{V} / ^\circ\text{C}$
				$+13$	$+5$ typical	
Input bias current	IIB	$V_{CM} = 0\text{ V}$	$-40^\circ\text{C to } +105^\circ\text{C}$	01	$+13$	μA
					± 12	
Input bias current drift	ΔI_{IB}	$+25^\circ\text{C}$	01	± 12		$\text{nA} / ^\circ\text{C}$

DC performance. $R_L = 150\ \Omega$							
-------------------------------------	--	--	--	--	--	--	--

See footnotes at end of table.

TABLE I. Electrical performance characteristics – Continued. 1/

Test	Symbol	Conditions <u>2/</u> V _S = ±5 V	Temperature, T _A	Device type	Limits		Unit
					Min	Max	
DC performance - continued. RL = 150 Ω <u>3/</u>							
Input offset current	I _{IO}	V _{CM} = 0 V	-40°C to +105°C	01		±1.49	μA
			+25°C		±0.1 typical		
Input offset current drift	ΔI _{IO}		+25°C	01		±5	nA / °C
Input.							
Negative input <u>4/</u> voltage	-V _{IN}		-40°C to +105°C	01		-5.1	V
			+25°C		-5.5 typical		
Positive input <u>4/</u> voltage	+V _{IN}		-40°C to +105°C	01	2.8		V
			+25°C		3.2 typical		
Common mode rejection ratio	CMRR	Input - referred	-40°C to +105°C	01	72		dB
			+25°C		80 typical		
Input impedance.							
Differential mode <u>5/</u>			+25°C	01	10 2.1 typical		kΩ pF
Common mode <u>5/</u>			+25°C	01	400 1.2 typical		kΩ pF
Output.							
Output voltage swing		G = +2, R _L = 1 kΩ to GND	-40°C to +105°C	01	±4.84		V
			+25°C		±4.88 typical		
		G = +2, R _L = 150 Ω to GND	-40°C to +105°C	01	±4.56		
			+25°C		±4.64 typical		
Current output, sinking and sourcing			-40°C to +105°C	01	±55		mA
			+25°C		±85 typical		
Short circuit current	I _{OS}	Output shorted to ground	+25°C	01	150 typical		mA
Closed loop output impedance		G = +2, f ≤ 100 kHz	+25°C	01	0.06 typical		Ω

See footnotes at end of table.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/14610
		REV B	PAGE 7

TABLE I. Electrical performance characteristics – Continued. 1/

Test	Symbol	Conditions <u>2/</u> Vs = ±5 V	Temperature, TA	Device type	Limits		Unit
					Min	Max	
Power supply.							
Minimum operating voltage			+25°C	01	±1.4 typical		V
Maximum operating voltage			-40°C to +105°C	01		±5.5	V
Maximum quiescent current		Vs = ±5 V	-40°C to +105°C	01		5.9	mA
			+25°C		4.25 typical		
Minimum quiescent current		Vs = ±5 V	-40°C to +105°C	01	3.19		mA
			+25°C		4.25 typical		
Power supply rejection ratio	+PSRR	Input referred	-40°C to +105°C	01	59		dB
			+25°C		66 typical		

See footnotes at end of table.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/14610
		REV B	PAGE 8

TABLE I. Electrical performance characteristics – Continued. 1/

Test	Symbol	Conditions <u>6/</u> VS = +5 V	Temperature, TA	Device type	Limits		Unit
					Min	Max	
AC performance.		See figure 4.					
Small signal bandwidth	SSBW	G = +1, VO ≤ 0.2 VPP	+25°C	01	250 typical		MHz
		G = +2, VO ≤ 0.2 VPP	-40°C to +85°C		68		
			+25°C		110 typical		
		G = +5, VO ≤ 0.2 VPP	-40°C to +85°C		15		
			+25°C		24 typical		
		G = +10, VO ≤ 0.2 VPP	-40°C to +85°C		6		
+25°C	11 typical						
Gain bandwidth product	GBWP	G ≥ +10	-40°C to +85°C	01	79		MHz
			+25°C		110 typical		
Peaking at a gain of +1		VO ≤ 0.2 VPP	+25°C	01	5 typical		dB
Slew rate	SR	G = +2, 2 V step	-40°C to +85°C	01	260		V/μs
			+25°C		550 typical		
Rise time	tR	0.5 V step	-40°C to +85°C	01		5.9	ns
			+25°C		3.3 typical		
Fall time	tF	0.5 V step	-40°C to +85°C	01		5.9	ns
			+25°C		3.3 typical		
Settling time to 0.1%	tS	G = +2, 1 V step	-40°C to +85°C	01		67	ns
			+25°C		43 typical		
Harmonic distortion.		VO = 2 VPP, f = 5 MHz					
2 nd harmonic		RL = 150 Ω	-40°C to +85°C	01		-53	dBc
			+25°C		-62 typical		
		RL ≥ 500 Ω	-40°C to +85°C			-56	
			+25°C		-64 typical		

See footnotes at end of table.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/14610
		REV B	PAGE 9

TABLE 1. Electrical performance characteristics – Continued. 17

Test	Symbol	Conditions \bar{g} $V_S = +5\text{ V}$	Temperature, TA	Device type	Limits	Unit
					Min	Max

AC performance – continued. See figure 4.
 Harmonic distortion – continued. $V_O = 2\text{ V}_{PP}$, $f = 5\text{ MHz}$

3 rd harmonic		$R_L = 150\ \Omega$	-40°C to $+85^\circ\text{C}$	01	-48	
			$+25^\circ\text{C}$		-58 typical	
			-40°C to $+85^\circ\text{C}$		-60	
			$+25^\circ\text{C}$		-84 typical	
Input voltage noise		$f > 1\text{ MHz}$	-40°C to $+85^\circ\text{C}$	01	11.2	
			$+25^\circ\text{C}$		9.2 typical	
Input current noise		$f > 1\text{ MHz}$	-40°C to $+85^\circ\text{C}$	01	5.5	
			$+25^\circ\text{C}$		3.5 typical	
NTSC differential gain			$+25^\circ\text{C}$		0.08 typical	
NTSC differential phase			$+25^\circ\text{C}$		0.09 typical	$^\circ$

DC performance. $R_L = 150\ \Omega$

Open loop voltage gain	AVOL		-40°C to $+105^\circ\text{C}$	01	64	
			$+25^\circ\text{C}$		72 typical	
Input offset voltage	VIO		-40°C to $+105^\circ\text{C}$	01	± 6.7	
			$+25^\circ\text{C}$		± 0.5 typical	
Average offset voltage drift	ΔV_{IO}		$+25^\circ\text{C}$	01	± 28	
			-40°C to $+105^\circ\text{C}$			
Input bias current	IIB	$V_{CM} = 2.5\text{ V}$	-40°C to $+105^\circ\text{C}$	01	$+13$	
			$+25^\circ\text{C}$		$+5$ typical	
Input bias current drift	ΔI_{IB}		$+25^\circ\text{C}$	01	± 12	
			$+25^\circ\text{C}$			

See footnotes at end of table.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/14610
	REV B	PAGE 10	

TABLE I. Electrical performance characteristics – Continued. 1/

Test	Symbol	Conditions <u>6/</u> V _S = +5 V	Temperature, T _A	Device type	Limits		Unit
					Min	Max	
DC performance - continued. R _L = 150 Ω <u>3/</u>							
Input offset current	I _{IO}	V _{CM} = 2.5 V	-40°C to +105°C	01		±1.41	μA
			+25°C		±0.1 typical		
Input offset current drift	ΔI _{IO}		+25°C	01		±5	nA / °C
Input.							
Least positive input <u>4/</u> voltage	+V _{IN}		-40°C to +105°C	01		-0.2	V
			+25°C		-0.5 typical		
Most positive input <u>4/</u> voltage	+V _{IN}		-40°C to +105°C	01	2.75		V
			+25°C		3.2 typical		
Common mode rejection ratio	CMRR	Input - referred	-40°C to +105°C	01	72		dB
			+25°C		80 typical		
Input impedance.							
Differential mode <u>5/</u>			+25°C	01	10 2.1 typical		kΩ pF
Common mode <u>5/</u>			+25°C	01	400 1.2 typical		kΩ pF
Output.							
Least positive output voltage		G = +5, R _L = 1 kΩ to 2.5 V	-40°C to +105°C	01		0.13	V
			+25°C		0.09 typical		
		G = +5, R _L = 150 Ω to GND	-40°C to +105°C		0.26		
			+25°C	0.21 typical			
Most positive output voltage		G = +5, R _L = 1 kΩ to 2.5 V	-40°C to +105°C	01	4.87		V
			+25°C		4.91 typical		
		G = +5, R _L = 150 Ω to GND	-40°C to +105°C	4.72			
			+25°C	4.78 typical			

See footnotes at end of table.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/14610
		REV B	PAGE 11

TABLE I. Electrical performance characteristics – Continued. 1/

Test	Symbol	Conditions <u>6/</u> Vs = +5 V	Temperature, TA	Device type	Limits		Unit
					Min	Max	
Output – continued.							
Current output, sinking and sourcing			-40°C to +105°C	01	±52		mA
			+25°C		±80 typical		
Short circuit output current	I _{OS}	Output shorted to either supply	+25°C	01	140 typical		mA
Closed loop output impedance		G = +2, f ≤ 100 kHz	+25°C	01	0.06 typical		Ω
Power supply.							
Minimum operating voltage			+25°C	01	+2.8 typical		V
Maximum operating voltage			-40°C to +105°C	01		+11	V
Maximum quiescent current		Vs = +5 V	-40°C to +105°C	01		5.5	mA
			+25°C		3.9 typical		
Minimum quiescent current		Vs = +5 V	-40°C to +105°C	01	3.05		mA
			+25°C		3.9 typical		
Power supply rejection ratio	+PSRR	Input referred	-40°C to +105°C	01	59		dB
			+25°C		66 typical		

1/ Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design.

2/ Unless otherwise specified, at -40°C ≤ T_J ≤ +105°C, G = +2, R_F = 750 Ω, and R_L = 150 Ω to GND.
For production testing of these parameters to the limits in table I herein, Ambient temperature (T_A) = Junction temperature (T_J).

3/ Current is considered positive out of pin.

4/ Tested < 3 dB below minimum specified CMRR at ± CMIR limits.

5/ The || symbolizes that the input impedance is being represented as the resistance value is in parallel with the capacitance.

6/ Unless otherwise specified, at -40°C ≤ T_J ≤ +105°C, G = +2, R_F = 750 Ω, and R_L = 150 Ω to Vs / 2.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/14610
		REV B	PAGE 12

Case X




FIGURE 1. Case outline.

<p>DLA LAND AND MARITIME COLUMBUS, OHIO</p>	<p>SIZE A</p>	<p>CODE IDENT NO. 16236</p>	<p>DWG NO. V62/14610</p>
		<p>REV B</p>	<p>PAGE 13</p>

Case X – continued.

Symbol	Dimensions			
	Inch		Millimeters	
	Min	Max	Min	Max
A	---	.057	---	1.45
A1	.000	.006	0.00	0.15
b	.011	.019	0.30	0.50
c	.003	.008	0.08	0.22
D	.108	.120	2.75	3.05
E	.057	.068	1.45	1.75
E1	.102	.118	2.60	3.00
e	.037 BSC		0.95 BSC	
L	.011	.023	0.30	0.60
L1	.009 BSC		0.25 BSC	
n	5 leads		5 leads	

NOTES:

1. Controlling dimensions are millimeter, inch dimensions are given for reference only.
2. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15 mm (0.006 inch) per end.
3. Falls within reference to JEDEC MO-178.

FIGURE 1. Case outline - Continued.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/14610
		REV B	PAGE 14

Device type	01		
Case outline	X		
Terminal number	Terminal symbol	I/O	Description
1	OUTPUT	O	Amplifier output.
2	-VS	I	Negative amplifier power supply input.
3	+INPUT	I	Non-inverting amplifier input.
4	-INPUT	I	Inverting amplifier input.
5	+VS	I	Positive amplifier power supply input.

FIGURE 2. Terminal connections.




FIGURE 3. DC coupled, G = +2, bipolar supply test circuit.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/14610
		REV B	PAGE 15




FIGURE 4. AC coupled, G = +2, +5 V single supply test circuit.

<p>DLA LAND AND MARITIME COLUMBUS, OHIO</p>	<p>SIZE A</p>	<p>CODE IDENT NO. 16236</p>	<p>DWG NO. V62/14610</p>
		<p>REV B</p>	<p>PAGE 16</p>

4. VERIFICATION

4.1 Product assurance requirements. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable.

5. PREPARATION FOR DELIVERY

5.1 Packaging. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturer's standard commercial practices for electrostatic discharge sensitive devices.

6. NOTES

6.1 ESDS. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum.

6.2 Configuration control. The data contained herein is based on the salient characteristics of the device manufacturer's data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided.

6.3 Suggested source(s) of supply. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item. DLA Land and Maritime maintains an online database of all current sources of supply at <https://landandmaritimeapps.dla.mil/programs/smcr/>.

Vendor item drawing administrative control number <u>1/ 2/</u>	Device manufacturer CAGE code	Transportation mode and quantity	Top side marking	Vendor part number
V62/14610-01XE	01295	Tape and reel, 3000	SLM	OPA830TDBVREP

1/ The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation.

2/ For the most current package and ordering information, see the package option addendum at the end of the manufacturer's data sheet.

CAGE code

01295

Source of supply

Texas Instruments, Inc.
Semiconductor Group
8505 Forest Lane
P.O. Box 660199
Dallas, TX 75243

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/14610
		REV B	PAGE 17