									I	REVIS	IONS													
		LT	R			[	DESC	RIPTI	ON				DA	ATE		A	APPRO	OVED						
		A		Delete the Continuous total power dissipation table from paragraph 1.3. Add two footnotes to paragraph 6.3. Update document paragraphs to current requirements ro			ver dissipation 18-0 two footnotes to ent paragraphs to			18-09-25 C. SAFI				18-09-25 C. S			18-09-25			18-09-25			FLE	
		В		Update boilerplate paragraphs to current VID description requirements PHN					23-1	12-12		Muha	ammad	I A. AI	¢ba									
																	7.24							
ance with	n ASME	<u>E Y14</u>	1.24												Vei	ndor it	em dra							
ance with	n ASME	E Y14	1.24												Ve	ndor it	em dra	awing						

Prepared in a REV PAGE REV PAGE REV В В В В В В В В В В В В В В **REV STATUS OF PAGES** PAGE 2 3 4 5 6 7 8 9 10 11 12 13 14 1 PREPARED BY **DLA LAND AND MARITIME** PMIC N/A COLUMBUS, OHIO 43218-3990 Phu H. Nguyen https://www.dla.mil/landandmaritime Original date of drawing CHECKED BY TITLE YY-MM-DD Phu H. Nguyen MICROCIRCUIT, LINEAR, FAULT-PROTECTED 13-08-27 APPROVED BY **RS-485 TRANSCEIVERS WITH EXTENDED** Thomas M. Hess COMMON-MODE RANGE, MONOLITHIC SILICON SIZE CODE IDENT. NO. DWG NO. V62/13620 16236 Α REV В **PAGE** 1 **OF** 14

AMSC N/A

DISTRIBUTION STATEMENT A. Approved for public release. Distribution is unlimited.

# 1. SCOPE

1.1 <u>Scope</u>. This drawing documents the general requirements of a high performance fault protected RS-485 transceivers with extended common mode range microcircuit, with an operating temperature range of -55°C to +125°C.

1.2 <u>Vendor Item Drawing Administrative Control Number</u>. The manufacturer's PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation:

<u>V62/13620</u>  Drawing number	- <u>01</u> Device type (See 1.2.1)	X Case outline (See 1.2.2)	Lead finish (See 1.2.3)
1.2.1 Device type(s).			
Device type	Generic		Circuit function
01	SN65HVD1792-EP	Fault pro	tected RS-485 transceivers with common mode range

1.2.2 <u>Case outline(s)</u>. The case outline(s) are as specified herein.

Outline letter	Number of pins	JEDEC PUB 95	Package style
Х	14	JEDEC MS-012-AB	Plastic Small Outline Package

1.2.3 Lead finishes. The lead finishes are as specified below or other lead finishes as provided by the device manufacturer:

Finish designator	<u>Material</u>
A	Hot solder dip
C	Gold plate
D	Palladium
E	Gold flash palladium
F	Tin-lead alloy (BGA/CGA)
Z	Other

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE	IDENT NO. 16236	DWG NO. <b>V62/13620</b>		
		REV	В	PAGE	2	

#### 1.3 Absolute maximum ratings. 1/

Supply voltage, (V <sub>CC</sub> ) Voltage range at bus pins (A, B pins)	-0.5 V to 7.0 V -70 V to 70 V
Input voltage range at any logic pin	-0.3 V to VCC + 0.3 V
Transient overvoltage pulse through 100 $\Omega$ per TIA-485	-100 V to 100 V
Receiver output current	-24 mA to 24 mA
Junction temperature, (TJ)	170°C
IEC 60749-26 ESD (human body model), bus terminals and GND	±16 kV
JEDEC standard 22:	
Test method A114 (human body model), bus terminal and GND	±16 kV
Test method A114 (human body model), all pins	±4 kV
Test method C101 (charged-device model), all pins	±2 kV
Test method A115 (machine model), all pins	±400 V

#### 1.4 Thermal characteristics.

Thermal metric <u>2</u> /	Case outline X	Units
Junction to ambient thermal resistance, $\theta_{JA}$ <u>3</u> /	70.8	°C/W
Junction to case (top) thermal resistance, $\theta_{JCtop}$ <u>4</u> /	29.4	
Junction to board thermal resistance, $\theta_{JB}$ <u>5</u> /	25.3	
Junction to top characterization parameter, $\Psi_{JT}$ <u>6</u> /	8.2	
Junction to board characterization parameter, $\Psi_{JB}$ <u>7</u> /	25	
Junction to case (bottom) thermal resistance, $\theta_{JCbot}$ <u>8</u> /	N/A	

- 2/ For more information about traditional and new thermal metrics, see manufacturer data.
- 3/ The junction to ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K-board, as specified in JESD51-7, in an environment described in JESD51-2a.
- 4/ The junction to case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specified JEDEC- standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- 5/ The junction to board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- $\underline{6}$ / The junction to top characterization parameter,  $\Psi_{JT}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $\theta_{JA}$ , using a procedure described in JESD51-2a (sections 6 and 7).
- <u>7</u>/ The junction to board characterization parameter,  $\Psi_{JB}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $\theta_{JA}$ , using a procedure described in JESD51-2a (sections 6 and 7).
- <u>8/</u> The junction to case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad.
  No specified JEDEC- standard test exists, but a close description can be found in the ANSI SEMI standard G30-88

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	<b>V62/13620</b>
		REV B	PAGE 3

<sup>&</sup>lt;u>1</u>/ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

## 1.5 Recommended operating conditions.

Supply voltage (VCC)	4.5 V to 5.5 V
Input voltage at any bus terminal (separately or common mode) (VI)	-20 V to 25 V <u>9</u> /
High level input voltage (driver, driver enable, and receiver enable inputs) (VIH)	2 V to VCC
Low level input voltage (driver, driver enable, and receiver enable inputs) (VIL)	0 V to 0.8 V
Differential input voltage (VID)	-25 V to 25 V
Output current, (IO):	
Driver	-60 mA to 60 mA
Receiver	-8 mA to 8 mA
Minimum differential load resistance (RL)	54 Ω
Typical differential load capacitance (CL)	50 pF
Maximum signaling rate (1/t∪ı)	1 Mbps
Operating free air temperature (TA) (see manufacturer application section for thermal information)	-40°C to 105°C
Junction temperature (TJ)	-40°C to 150°C

# 2. APPLICABLE DOCUMENTS

AMERICAN NATIONAL STANDARDS INSTITUTE, SEMICONDUCTOR EQUIPMENT and MATERIALS INTERNATIONAL

ANSI SEMI STANDARD G30-88 - Test Method for Junction-to-Case Thermal Resistance Measurements for Ceramic Packages

(Copies of these documents are available online at https://www.ansi.org.)

International Electrotechnical Commission

IEC 60749-26 - Electrostatic discharge (ESD) sensitivity testing - Human body model (HBM)

(Copies of these documents are available online at https://www.iec.ch)

JEDEC Solid State Technology Association

JEDEC JESD51	-	Methodology for the Thermal Measurement of Component Packages (Single Semiconductor Device)
EIA/JESD51-2a	_	Integrated Circuits Thermal Test Method Environment Conditions – Natural Convection (Still Air)
EIA/JEDEC 51-7	_	High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages
EIA/JESD51-8	_	Integrated Circuits Thermal Test Method Environment Conditions – Junction-to-Board
JEDEC PUB 95	_	Registered and Standard Outlines for Semiconductor Devices
JESD22-C101	_	Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand
		Thresholds of Microelectronics Components
JESD22-A114	_	Electrostatic Discharge Sensitivity Testing Human Body Model (HBM)
JESD22-A115	-	Electrostatic Discharge Sensitivity Testing Machine Model (MM)

(Copies of these documents are available online at https://www.jedec.org.)

9/ By convention, the least positive (most negative) limit is designated as minimum in this data sheet.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE	IDENT NO. 16236	DWG NO. <b>V62/13620</b>		
		REV	В	PAGE	4	

#### 3. REQUIREMENTS

3.1 <u>Marking</u>. Parts shall be permanently and legibly marked with the manufacturer's part number as shown in 6.3 herein and as follows:

- A. Manufacturer's name, CAGE code, or logo
- B. Pin 1 identifier
- C. ESDS identification (optional)

3.2 <u>Unit container</u>. The unit container shall be marked with the manufacturer's part number and with items A and C (if applicable) above.

3.3 <u>Electrical characteristics</u>. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.

3.4 <u>Design, construction, and physical dimension</u>. The design, construction, and physical dimensions are as specified herein.

- 3.5 Diagrams.
- 3.5.1 <u>Case outline</u>. The case outline shall be as shown in 1.2.2 and figure 1.
- 3.5.2 <u>Terminal connections</u>. The terminal connections shall be as shown in figure 2.
- 3.5.3 Logic Diagram (Positive logic). The logic diagram (Positive logic) shall be as shown in figure 3.
- 3.5.4 <u>Driver function table</u>. The Driver function table shall be as shown in figure 4.
- 3.5.5 <u>Receiver function table</u>. The Receiver function table shall be as shown in figure 5.
- 3.5.6 <u>Measurement of Driver differential output voltage with common mode load</u>. The measurement of Driver differential output voltage with common mode load shall be as shown in figure 6.
- 3.5.7 <u>Measurement of Driver differential and common mode output with RS-485 load</u>. The measurement of Driver differential and common mode output with RS-485 load shall be as shown in figure 7.
- 3.5.8 <u>Measurement of Driver differential output rise and fall times and propagation delays</u>. The measurement of Driver differential output rise and fall times and propagation delays shall be as shown in figure 8.
- 3.5.9 <u>Measurement of Driver enable and disable times with active high output and pulldown load</u>. The measurement of Driver enable and disable times with active high output and pulldown load shall be as shown in figure 9.
- 3.5.10 <u>Measurement of Driver enable and disable times with active low output and pulldown load</u>. The measurement of Driver enable and disable times with active low output and pulldown load shall be as shown in figure 10.
- 3.5.11 <u>Measurement of receiver output rise and fall times and propagation delays</u>. The measurement of receiver output rise and fall times and propagation delays shall be as shown in figure 11.
- 3.5.12 <u>Measurement of receiver enable/disable times with drives enabled</u>. The measurement of receiver enable/disable times with drives enabled shall be as shown in figure 12.
- 3.5.13 <u>Measurement of receiver enable times with driver disabled</u>. The measurement of receiver enable times with driver disabled shall be as shown in figure 13.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE	E IDENT NO. 16236	DWG NO. <b>V62/13620</b>		
		REV	В	PAGE	5	

TABLE I.	Electrical	performance	characteristics.	1/

Test	Symbol	Test conditions		Limits			Unit	
		<u>2</u> /			Min	Тур	Max	
Driver differential output voltage	Vod	RS-485 with common-mode load,						V
magnitude		V <sub>CC</sub> > 4.75 V, see FIGURE 6						
		RL = 54 Ω, 4.75 V ≤ VCC	C ≤ 5.25 V		1.5	2		
		R <sub>L</sub> = 100 Ω, 4.75 V ≤ Vα	C ≤ 5.25 V		2	2.5		
Change in magnitude of driver differential output voltage	$\Delta  VOD $	RL = 54 Ω			-0.2	0	0.2	V
Steady state common mode output voltage	VOC(SS)				1	Vcc/2	3	V
Change in differential driver output common mode voltage	$\Delta VOC(SS)$				-100	0	100	mV
Peak to peak driver common mode output voltage	VOC(PP)	Center of two 27 Ω load r See FIGURE 7	resistors,			500		mV
Differential output capacitance	Cod					23		pF
Positive going receiver differential input voltage threshold	VIT+	VCM = -20 V to 25 V				-100	-10	mV
Negative going receiver differential input voltage threshold	VIT-				-205	-150		mV
Receiver differential input voltage threshold hysteresis	VHYS					50		mV
Receiver high level output voltage	Vон	IOH = -8 mA			2.4	Vcc - 0.3		V
		ІОН = -400 μА			4			
Receiver low level output voltage	Vol	IOL = 8 mA				0.2	0.5	V
Driver input, driver enable, and receiver enable input current	lı				-100		100	μA
Receiver output high impedance current	loz	$V_0 = 0 V \text{ or } VCC, \overline{RE} \text{ at } V$	Vcc		-1		1	μA
Driver short circuit output current	los				-250		250	mA
Bus input current (disable driver)	li li	VCC = 4.5 V to 5.5 V or	VI = 12 V			75	125	μΑ
	"	VCC = 0 V, DE at 0 V	VI = -7 V		-100	-40		
Supply current (quiescent)	Icc	Driver and receiver enabled	DE = VCC, RE = GND, n	o load		4	6.3	mA
		Driver enabled,	DE = VCC			3	5.2	
		receiver disabled	$BE = V_{CC}$ no	o load				
		Driver disabled,	DE = GND,			2	4.3	
		receiver enabled	RE = GND, n	o load				
		Driver and receiver disabled	DE = GND, D = open	TJ = -40°C to 105°C		0.5	5.2	μA
			RE = VCC, no load	TJ = 150°C		15	29	
Supply current (dynamic)		See manufacturer data						

See footnote at end of table.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.	
COLUMBUS, OHIO	A	16236	<b>V62/13620</b>	
		REV B	PAGE 6	

TABLE I.      Electrical performance characteristics      - Continued.	1/
------------------------------------------------------------------------	----

Test	Symbol	Test conditions		Limits			Unit	
		<u>2</u> /		Min	Тур	Max		
SWITCHING CHARACTERISTICS								
Driver				-				
Driver differential output rise/fall time	tr, tf	$R_L = 54 \Omega, C_L = 50$	pF,	50		300	ns	
Driver propagation delay	tPHL, tPLH	see FIGURE 8				200	ns	
Driver differential output pulse skew,	tSK(P)	1				29	ns	
tphl – tplh								
Driver disable time	tphz, tpzl		See FIGURE			3	μs	
		Receiver enabled	9 and 10			300	ns	
Driver enable time	tezh, tezi	Receiver disabled				10	μs	
	,	Receiver enabled	VCM > VCC		500		ns	
Receiver								
Receiver output rise/fall time	tr, tf	CL = 15 pF, see FIC	GURE 11		4	15	ns	
Receiver propagation delay time	tPHL, tPLH				100	200	ns	
Receiver output pulse skew,  tPHL – tPLH	tSK(P)	1			6	20	ns	
Receiver disable time	tplz, tphz	Driver enabled, see FIGURE 12			15	100	ns	
Receiver enable time	tPZL(1), tPZH(1)	Driver enabled, see	FIGURE 12		80	300	ns	
	tPZL(2), tPZH(2)	Driver disabled, see		3	9	μs		

1/ Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design.

2/ Over recommended operating conditions (unless otherwise noted).

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.		DWG NO. <b>V62/13620</b>	
COLUMBUS, OHIO	A	16236			
		REV	В	PAGE	7





	Dimensions								
Symbol	Inch	es	Millim	neters	Symbol	Inc	hes	Milli	meters
	Min	Max	Min	Max		Min	Max	Min	Max
А		.069		1.75	Е	.150	.157	3.80	4.00
A1	.004	.010	0.10	0.25	E1	.228	.244	5.80	6.20
b	.012	.020	0.31	0.51	е	.050	BSC	1.2	7 BSC
с	.005	.010	0.13	0.25	L	.016	.050	0.40	1.27
D	.337	.344	8.55	8.75					

#### NOTES:

- 1. All linear dimensions are in inches (millimeters).
- 2. This drawing is subject to change without notice.
- 3. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0.15) each side.
- 4. Body width does not include interlead flash. Interlead flash shall not exceed.017 (0.43) each side.
- 5. Falls within JEDEC MS-012 variation AB.

FIGURE 1. Case outline.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO	D. DWG NO. <b>V62/13620</b>
COLUMBUS, OHIO	A	16236	
		REV B	PAGE 8

Case outline X						
Terminal number	Terminal symbol	Terminal number	Terminal symbol			
1	NC	14	Vcc			
2	R	13	Vcc			
3	RE	12	А			
4	DE	11	В			
5	D	10	Z			
6	GND	9	Y			
7	GND	8	NC			

NC = No internal connection

Pins 6 and 7 are connected together internally. Pins 13 and 14 are connected together internally.

FIGURE 2. Terminal connections.



FIGURE 3. Logic diagram (Positive logic).

Input	Enable	Outputs		
D	DE	А	В	
Н	Н	Н	L	Actively drive bus high
L	Н	L	Н	Actively drive bus low
Х	L	Z	Z	Driver disabled
Х	Open	Z	Z	Driver disabled by default
Open	Н	Н	L	Actively drive bus high by default

FIGURE 4. Driver function table.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.	
COLUMBUS, OHIO	A	16236	<b>V62/13620</b>	
		REV B	PAGE 9	

Differential Input	Enable	Output	
VID = VA - VB	RE	R	
VIT+ < VID	L	Н	Receive valid bus high
VIT- < VID < VIT+	L	?	Intermediate bus state
VID < VIT-	L	L	Receive valid bus low
Х	Н	Z	Receiver disabled
Х	Open	Z	Receiver disabled by default
Open circuit bus	L	Н	Fail safe high output
Short circuit bus	L	Н	Fail safe high output
Idle(Terminated) bus	L	н	Fail safe high output

FIGURE 5. <u>Receiver function table</u>.







FIGURE 7. Measurement of driver differential and common mode output with RS-485 load.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. <b>V62/13620</b>	
COLUMBUS, OHIO	A	16236		
		REV B	PAGE 10	



FIGURE 8. Measurement of driver differential output rise and fall times and propagation delays.



## NOTE:

1. D at 3 V to test non-inverting output, D at 0 V to test inverting output

FIGURE 9. Measurement of driver enable and disable times with active high output and pulldown load.



# NOTE:

1. D at 0 V to test non-inverting output, D at 3 V to test inverting output

FIGURE 10. Measurement of driver enable and disable times with active low output and pulldown load.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. <b>V62/13620</b>	
COLUMBUS, OHIO	A	16236		
		REV B	PAGE 11	



FIGURE 11. Measurement of receiver output rise and fall times and propagation delays.



FIGURE 12. Measurement of receiver enable/disable times with drives enabled.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. <b>V62/13620</b>	
COLUMBUS, OHIO	A	16236		
		REV B	PAGE 12	



FIGURE 13. Measurement of receiver enable times with driver disabled.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. <b>V62/13620</b>	
COLUMBUS, OHIO	A	16236		
		REV B	PAGE 13	

## 4. VERIFICATION

4.1 <u>Product assurance requirements</u>. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable.

## 5. PREPARATION FOR DELIVERY

5.1 <u>Packaging</u>. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturer's standard commercial practices for electrostatic discharge sensitive devices.

## 6. NOTES

6.1 <u>ESDS</u>. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum.

6.2 <u>Configuration control</u>. The data contained herein is based on the salient characteristics of the device manufacturer's data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided.

6.3 <u>Suggested source(s) of supply</u>. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item. DLA Land and Maritime maintains an online database of all current sources of supply at <u>https://landandmaritimeapps.dla.mil/programs/smcr/</u>.

Vendor item drawing administrative control number <u>1/ 2/ 3</u> /	Device manufacturer CAGE code	Transport media	Vendor part number		
V62/13620-01XE 01295		Tape and real	SN65HVD1792TDREP		
		Tube	SN65HVD1792TDEP		

- <u>1</u>/ The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation.
- 2/ For the most current package and ordering information, see the package option addendum at the end of the manufacturer's data sheet, or contact the manufacturer.
- 3/ Package drawings, standard packaging quantities, thermal data, symbolization, and printed circuit board (PCB) design guidelines are available from the manufacturer.

CAGE code

01295

Source of supply

Texas Instruments, Incorporated Semiconductor Group 8505 Forest Lane P.O. Box 660199 Dallas, TX 75243

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE	CODE IDENT NO. 16236		DWG NO. <b>V62/13620</b>	
		REV	В	PAGE	14	