

REVISIONS			
LTR	DESCRIPTION	DATE	APPROVED
A	Add paragraph 1.4 and footnote 3/. Add typical limits to test parameters under Table I. Make correction to DIN pin description specified under figure 3 by deleting SCLK and replacing with DIN. Update document paragraphs to current requirements. - ro	18-04-10	C. SAFFLE



Prepared in accordance with ASME Y14.24

Vendor item drawing

REV																				
PAGE																				
REV																				
PAGE																				
REV STATUS OF PAGES	REV	A	A	A	A	A	A	A	A	A	A	A	A	A						
	PAGE	1	2	3	4	5	6	7	8	9	10	11								

PMIC N/A	PREPARED BY Phu H. Nguyen		DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 http://www.dla.mil/landandmaritime																	
Original date of drawing YY-MM-DD 12-10-26	CHECKED BY Phu H. Nguyen		TITLE MICROCIRCUIT, LINEAR, 2.5 V TO 5.5 V, 500 µA, QUAD VOLTAGE OUTPUT 12 BIT DAC IN 10-LEAD PACKAGE, MONOLITHIC SILICON																	
	APPROVED BY Thomas M. Hess		DWG NO. V62/12628																	
	SIZE A	CODE IDENT. NO. 16236		PAGE 1 OF 11																
	REV A																			

DISTRIBUTION STATEMENT A. Approved for public release. Distribution is unlimited.

1. SCOPE

1.1 Scope. This drawing documents the general requirements of a high performance 2.5 V to 5.5 V, 500 µA, quad voltage output 12 bit DAC microcircuit, with an operating temperature range of -55°C to +125°C.

1.2 Vendor Item Drawing Administrative Control Number. The manufacturer's PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation:

<u>V62/12628</u> Drawing number	-	<u>01</u> Device type (See 1.2.1)	<u>X</u> Case outline (See 1.2.2)	<u>E</u> Lead finish (See 1.2.3)
------------------------------------	---	---	---	--

1.2.1 Device type(s).

<u>Device type</u>	<u>Generic</u>	<u>Circuit function</u>
01	AD5324-EP	2.5 V to 5.5 V, 500 µA, quad voltage output 12 bit DAC in 10 lead package

1.2.2 Case outline(s). The case outline(s) are as specified herein.

<u>Outline letter</u>	<u>Number of pins</u>	<u>JEDEC PUB 95</u>	<u>Package style</u>
X	10	JEDEC MO-187-BA	Mini small outline package

1.2.3 Lead finishes. The lead finishes are as specified below or other lead finishes as provided by the device manufacturer:

<u>Finish designator</u>	<u>Material</u>
A	Hot solder dip
B	Tin-lead plate
C	Gold plate
D	Palladium
E	Gold flash palladium
F	Tin-lead alloy (BGA/CGA)
Z	Other

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/12628
		REV A	PAGE 2

1.3 Absolute maximum ratings. 1/ 2/

VDD to GND	-0.3 V to +7.0 V
Digital input voltage to GND	-0.3 V to VDD + 0.3 V
Reference input voltage to GND	-0.3 V to VDD + 0.3 V
VOUTA through VOUTD to GND	-0.3 V to VDD + 0.3 V
Operating temperature range:	
Industrial	-55°C to +125°C
Storage temperature range	-65°C to 150°C
Junction temperature (TJ max)	150°C
Case outline X	
Power dissipation	(TJ max – TA)/ θJA
θJA Thermal impedance	206°C/W
θJC Thermal impedance	44°C/W
Reflow soldering	
Peak temperature	220°C
Time at peak temperature	10 seconds to 40 seconds

1.4 Recommended operating conditions. 3/

Supply voltage range (VDD)	2.5 V to 5.5V
----------------------------------	---------------

-
- 1/ Stresses beyond those listed under “absolute maximum rating” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- 2/ Transient currents of up to 100 mA do not cause SCR latch up.
- 3/ Use of this product beyond the manufacturers design rules or stated parameters is done at the user’s risk. The manufacturer and/or distributor maintain no responsibility or liability for product used beyond the stated limits.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/12628
		REV A	PAGE 3

2. APPLICABLE DOCUMENTS

JEDEC Solid State Technology Association

JEDEC PUB 95 – Registered and Standard Outlines for Semiconductor Devices

(Applications for copies should be addressed to the JEDEC – Solid State Technology Association, 3103 North 10th Street, Suite 240–S, Arlington, VA 22201-2107.or online at <https://www.jedec.org>).

3. REQUIREMENTS

3.1 Marking. Parts shall be permanently and legibly marked with the manufacturer’s part number as shown in 6.3 herein and as follows:

- A. Manufacturer’s name, CAGE code, or logo
- B. Pin 1 identifier
- C. ESDS identification (optional)

3.2 Unit container. The unit container shall be marked with the manufacturer’s part number and with items A and C (if applicable) above.

3.3 Electrical characteristics. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.

3.4 Design, construction, and physical dimension. The design, construction, and physical dimensions are as specified herein.

3.5 Diagrams.

3.5.1 Case outline. The case outline shall be as shown in 1.2.2 and figure 1.

3.5.2 Terminal connections. The terminal connections shall be as shown in figure 2.

3.5.3 Terminal function. The terminal function shall be as shown in figure 3.

3.5.4 Functional block diagram. The function block diagram shall be as shown in figure 4.

3.5.5 Serial interface timing diagram. The serial interface timing diagram shall be as shown in figure 5.

<p align="center">DLA LAND AND MARITIME COLUMBUS, OHIO</p>	<p align="center">SIZE A</p>	<p align="center">CODE IDENT NO. 16236</p>	<p align="center">DWG NO. V62/12628</p>
		<p align="center">REV A</p>	<p align="center">PAGE 4</p>

TABLE I. Electrical performance characteristics. 1/

Test	Symbol	Test conditions 2/	Limits		Unit
			Min	Max	
DC performance 3/					
Resolution			12 typical		Bits
Relative accuracy				±10	LSB
			±2 typical		
Differential nonlinearity 4/		5/		±1	LSB
			±0.2 typical		
Offset error		See FIGURE 5		±3	% of FSR
			±0.4 typical		
Gain error		See FIGURE 5		±1	% of FSR
			±0.15 typical		
Lower dead band		6/		60	mV
			20 typical		
Offset error drift 7/			-12 typical		ppm of FSR/°C
Gain error drift 7/			-5 typical		ppm of FSR/°C
DC power supply rejection ratio 7/		$\Delta V_{DD} = \%10$	-60 typical		dB
DC crosstalk 7/		$R_L = 2 \text{ k}\Omega$ to GND or V_{DD}	200 typical		μV
DAC reference inputs 7/					
V_{REF} input range			0.25	V_{DD}	V
V_{REF} input impedance		Normal operation	37		k Ω
			45 typical		
		Power down mode	>10 typical		M Ω
Reference feedthrough		Frequency = 10 kHz	-90 typical		dB
Output characteristics 7/					
Minimum output voltage 8/		9/	0.001 typical		V
Maximum output voltage 8/		10/	$V_{DD} - 0.001$ typical		
DC output impedance			0.5 typical		Ω
Short circuit current		$V_{DD} = 5 \text{ V}$	25 typical		mA
		$V_{DD} = 3 \text{ V}$	16 typical		
Power up time		Coming out of power down mode $V_{DD} = 5 \text{ V}$	2.5 typical		μs
		Coming out of power down mode $V_{DD} = 3 \text{ V}$	5 typical		
Logic inputs 7/					
Input current				±1	μA
Input low voltage	V_{IL}	$V_{DD} = 5 \text{ V} \pm 10\%$		0.8	V
		$V_{DD} = 3 \text{ V} \pm 10\%$		0.6	
		$V_{DD} = 2.5 \text{ V}$		0.5	
Input high voltage	V_{IH}	$V_{DD} = 5 \text{ V} \pm 10\%$	2.4		
		$V_{DD} = 3 \text{ V} \pm 10\%$	2.1		
		$V_{DD} = 2.5 \text{ V}$	2.0		
Pin capacitance			3 typical		pF

See footnote at end of table.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/12628
		REV A	PAGE 5

TABLE I. Electrical performance characteristics - Continued. 1/

Test	Symbol	Test conditions 2/	Limits		Unit
			Min	Max	
Power requirements					
V _{DD}			2.5	5.5	V
I _{DD} (Normal mode) 11/ V _{DD} = 4.5 V to 5.5 V V _{DD} = 2.5 V to 3.6 V		V _{IH} = V _{DD} and V _{IL} = GND		900	μA
			600 typical		
		V _{IH} = V _{DD} and V _{IL} = GND		700	μA
			500 typical		
I _{DD} (Power down mode) V _{DD} = 4.5 V to 5.5 V V _{DD} = 2.5 V to 3.6 V		V _{IH} = V _{DD} and V _{IL} = GND		1	μA
			0.2 typical		
		V _{IH} = V _{DD} and V _{IL} = GND		1	μA
			0.08 typical		
AC characteristics					
Output voltage settling time		V _{REF} = V _{DD} = 5 V; ¼ scale to ¾ scale change (0x400 to 0xC00)		10	μs
			8 typical		
Slew rate			0.7 typical		V/μs
Major code transition glitch energy		1 LSB change around major carry	12 typical		nV-sec
Digital feedthrough			1 typical		
Digital crosstalk			1 typical		
DAC to DAC crosstalk			3 typical		
Multiplying bandwidth		V _{REF} = 2 V ±0.1 V _{p-p}	200 typical		kHz
Total harmonic distortion		V _{REF} = 2.5 V ±0.1 V _{p-p} , frequency = 10 kHz	-70 typical		dB

See footnote at end of table.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/12628
		REV A	PAGE 6


TABLE I. Electrical performance characteristics - Continued. 1/

Test	Symbol	Test conditions <u>2/</u>	2.5 V ≤ V _{DD} ≤ 3.6 V		3.6 V ≤ V _{DD} ≤ 5.5 V		Unit
			Min	Max	Min	Max	
Timing characteristics <u>7/</u> <u>12/</u> (see FIGURE 5)							
SCLK cycle time	t ₁		40		33		ns
SCLK high time	t ₂		16		13		
SCLK low time	t ₃		16		13		
$\overline{\text{SYNC}}$ to SCLK falling edge setup time	t ₄		16		13		
Data setup time	t ₅		5		5		
Data hold time	t ₆		4.5		4.5		
SCLK falling edge to $\overline{\text{SYNC}}$ rising edge	t ₇		0		0		
Minimum $\overline{\text{SYNC}}$ high time	t ₈		80		33		

- 1/ Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design.
- 2/ V_{DD} = 2.5 V to 5.5 V; V_{REF} = 2 V; R_L = 2 kΩ to GND; C_L = 200 pF to GND; T_A = -55°C to +125°C; T_A = 25°C for typical (TYP) value; unless otherwise noted.
- 3/ DC specifications tested with the output unloaded.
- 4/ Linearity is tested using a reduced code range: Code 115 to Code 3981.
- 5/ Guaranteed monotonic by design over all code.
- 6/ Lower dead band exits only if offset error is negative.
- 7/ Guaranteed by design and characterization, not production test.
- 8/ For the amplifier output to reach its minimum voltage, offset error must be negative. For the amplifier output to reach its maximum voltage, V_{REF} = V_{DD} and offsets plus gain error must be positive.
- 9/ Measurement of the minimum and maximum.
- 10/ V drive capability of the output amplifier.
- 11/ I_{DD} specification is valid for all DAC codes; interface inactive; load currents excluded.
- 12/ All input signals are specified with tr = tf = 5 ns (10% to 90% of V_{DD}) and timed from a voltage level of (V_{IL} + V_{IH})/2.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/12628
		REV A	PAGE 7

Case X



Dimensions					
Symbol	Millimeters		Symbol	Millimeters	
	Min	Max		Min	Max
A		1.10	D/E	2.90	3.10
A1	0.05	0.15	E1	4.65	5.15
A2	0.75	0.95	e	0.50 BSC	
b	0.17	0.33	L	0.40	0.80
c	0.80	0.23			

NOTES:

1. All linear dimensions are in millimeters.
2. Falls within JEDEC MO-15-AB3.

FIGURE 1. Case outline.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/12628
		REV A	PAGE 8

Case outline X			
Terminal number	Terminal symbol	Terminal number	Terminal symbol
1	V _{DD}	10	$\overline{\text{SYNC}}$
2	V _{OUTA}	9	SCLK
3	V _{OUTB}	8	DIN
4	V _{OUTC}	7	GND
5	REFIN	6	V _{OUTD}

FIGURE 2. Terminal connections.

Terminal		Description
Number	Mnemonic	
1	V _{DD}	Power supply input. This part can be operated from 2.5 V to 5.5 V and the supply can be decoupled to GND
2	V _{OUTA}	Buffered analog output voltage from DAC A. The output amplifier has rail to rail operation.
3	V _{OUTB}	Buffered analog output voltage from DAC B. The output amplifier has rail to rail operation.
4	V _{OUTC}	Buffered analog output voltage from DAC C. The output amplifier has rail to rail operation.
5	REFIN	Reference input pin for all four DACs. It is an input range from 0.25 V to V _{DD} .
6	V _{OUTD}	Buffered analog output voltage from DAC D. The output amplifier has rail to rail operation.
7	GND	Ground reference point for all circuitry on the part.
8	DIN	Serial data input. This device has a 16 bit shift register on the falling edge of the serial clock input. Data can be transferred at clock speeds up to 30 MHz. The DIN input buffer is powered down after each write cycle.
9	SCLK	Serial clock input. Data is clocked into the input shift register on the falling edge of the serial clock input. Data can be transferred at clock speeds up to 30 MHz. The SCLK input buffer is powered down after each write cycle.
10	$\overline{\text{SYNC}}$	Active low control input. This is the frame synchronization signal for the input data. When $\overline{\text{SYNC}}$ goes low, it enables the input shift register and data is transferred in on the falling edge of the following 16 clocks. If $\overline{\text{SYNC}}$ is taken high before 16 th falling edge of SCLK. the rising edge of $\overline{\text{SYNC}}$ acts as an interrupt and the write sequence is ignored by the device.

FIGURE 3. Terminal function.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/12628
		REV A	PAGE 9




FIGURE 4. Functional block diagram.




FIGURE 5. Serial interface timing diagram.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/12628
		REV A	PAGE 10

4. VERIFICATION

4.1 Product assurance requirements. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable.

5. PREPARATION FOR DELIVERY

5.1 Packaging. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturer's standard commercial practices for electrostatic discharge sensitive devices.

6. NOTES

6.1 ESDS. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum.

6.2 Configuration control. The data contained herein is based on the salient characteristics of the device manufacturer's data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided.

6.3 Suggested source(s) of supply. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item. DLA Land and Maritime maintains an online database of all current sources of supply at <https://landandmaritimeapps.dla.mil/programs/smcr/>.

Vendor item drawing administrative control number <u>1/</u>	Device manufacturer CAGE code	Vendor part number
V62/12628-01XE	24355	AD5324SRMZ-EP-RL7

1/ The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation.

CAGE code

24355

Source of supply

Analog Devices
 Route 1 Industrial Park
 P.O. Box 9106
 Norwood, MA 02062
 Point of contact: Raheen Business Park
 Limerick, Ireland

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/12628
		REV A	PAGE 11