

**REVISIONS**

LTR	DESCRIPTION	DATE (YR-MO-DA)	APPROVED
A	Update boilerplate to current MIL-PRF-38535 requirements. - PHN	18-04-16	Thomas M. Hess
B	Update boilerplate paragraphs to current VID description requirements. - PHN	23-09-18	Muhammad A. Akbar



Prepared in accordance with ASME Y14.24

Vendor Item Drawing

Revision Status of Sheets


REV SHEET																						
REV SHEET																						
REV SHEET	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	
SHEET	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	

<b>PMIC N/A</b>  Original date of drawing  YY MM DD  12-12-14	<b>PREPARED BY</b> Phu H. Nguyen		<b>DLA LAND AND MARITIME</b> COLUMBUS, OHIO 43218-3990 <a href="https://www.dla.mil/landandmaritime">https://www.dla.mil/landandmaritime</a>	
	<b>CHECKED BY</b> Phu H. Nguyen		<b>TITLE</b> MICROCIRCUIT, DIGITAL, MIXED SIGNAL MICROCONTROLLER, MONOLITHIC SILICON	
	<b>APPROVED BY</b> Thomas M. Hess			
	<b>SIZE</b> A	<b>CAGE CODE</b> 16236	<b>DWG NO.</b> <b>V62/12620</b>	
<b>REV B</b>		<b>PAGE 1 OF 12</b>		

1. SCOPE

1.1 Scope. This drawing documents the general requirements of a high performance mixed signal microcontroller microcircuit, with an operating temperature range of -40°C to +125°C.

1.2 Vendor Item Drawing Administrative Control Number. The manufacturer's PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation:



1.2.1 Device type(s).

<u>Device type</u>	<u>Generic</u>	<u>Circuit function</u>
01	MSP430G2230-EP	Mixed signal microcontroller

1.2.2 Case outline(s). The case outlines are as specified herein.

<u>Outline letter</u>	<u>Number of pins</u>	<u>JEDEC PUB 95</u>	<u>Package style</u>
X	8	JEDEC MS-012	Plastic small outline

1.2.3 Lead finishes. The lead finishes are as specified below or other lead finishes as provided by the device manufacturer:

<u>Finish designator</u>	<u>Material</u>
A	Hot solder dip
B	Tin-lead plate
C	Gold plate
D	Palladium
E	Gold flash palladium
F	Tin-lead alloy
Z	Other

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CAGE CODE 16236</b>	<b>DWG NO. V62/12620</b>
		REV      B	PAGE 2

1.3 Absolute maximum ratings. 1/

Voltage applied at V <sub>CC</sub> to V <sub>SS</sub> .....	-0.3 V to 4.1 V
Voltage applied to any pin .....	-0.3 V to V <sub>CC</sub> +0.3 V 2/
Diode current at any device terminal .....	±2 mA
Storage temperature: 3/	
Unprogrammed device .....	-55°C to 150°C
Programmed device .....	-40°C to 150°C

1.4 Recommended operating conditions.

Supply voltage, (V <sub>CC</sub> ):	
During program execution .....	1.8 V to 3.6 V
During flash program/erase .....	2.2 V to 3.6 V
Supply voltage, (V <sub>SS</sub> ) .....	0 V
Operating free air temperature, (T <sub>A</sub> ) .....	-40°C to 125°C
Processor frequency (Maximum MCLK frequency) 4/ 5/	
V <sub>CC</sub> = 1.8 V, Duty cycle = 50% ±10% .....	dc to 6 MHz
V <sub>CC</sub> = 2.7 V, Duty cycle = 50% ±10% .....	dc to 12 MHz
V <sub>CC</sub> = 3.3 V, Duty cycle = 50% ±10% .....	dc to 16 MHz

2. APPLICABLE DOCUMENTS

JEDEC – SOLID STATE TECHNOLOGY ASSOCIATION (JEDEC)

- JEP95 – Registered and Standard Outlines for Semiconductor Devices
- J-STD-020 – Joint IPC/JEDEC standard for moisture/reflow sensitivity classification for nonhermetic solid state surface mount devices.

(Copies of these documents are available online at <https://www.jedec.org>.)

- 
- 1/ Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.
  - 2/ All voltage values referenced to V<sub>SS</sub>. The JTAG fuse blow voltage, V<sub>FB</sub> is allowed to exceed the absolute maximum rating. The voltage is applied to the TEST pin when blowing the JTAG fuse..
  - 3/ Higher temperature may be applied during board soldering according to the current JEDEC J STD 020 specification with peak reflow temperatures not higher than classified on the device label on the shipping boxes or reels.
  - 4/ The MSP430 CPU is clocked directly with MCLK. Both the high and low phase of MCLK must not exceed the pulse width of the specified maximum frequency.
  - 5/ Modules might have different maximum input clock specification. See the specification from the manufacturer data sheet.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CAGE CODE 16236</b>	<b>DWG NO. V62/12620</b>
		REV      B	PAGE 3

3. REQUIREMENTS

3.1 Marking. Parts shall be permanently and legibly marked with the manufacturer's part number as shown in 6.3 herein and as follows:

- A. Manufacturer's name, CAGE code, or logo
- B. Pin 1 identifier
- C. ESDS identification (optional)

3.2 Unit container. The unit container shall be marked with the manufacturer's part number and with items A and C (if applicable) above.

3.3 Electrical characteristics. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.

3.4 Design, construction, and physical dimension. The design, construction, and physical dimensions are as specified herein.

3.5 Diagrams.

3.5.1 Case outline. The case outline shall be as shown in 1.2.2 and figure 1.

3.5.2 Terminal connections. The terminal connections shall be as shown in figure 2.

3.5.3 Terminal function. The terminal function shall be as shown in figure 3.

3.5.4 Functional block diagram. The functional block diagram shall be as shown in figure 4.

3.5.5 Safe operating area. The safe operating area shall be as shown in figure 5.

3.5.6 POR/Brownout Reset (BOR) vs Supply voltage. The POR/Brownout Reset (BOR) vs Supply voltage shall be as shown in figure 6.

3.5.7 V<sub>CC(drop)</sub> level with a Square voltage drop to generate a POR/Brownout signal. The V<sub>CC(drop)</sub> level with a Square voltage drop to generate a POR/Brownout signal shall be as shown in figure 7.

3.5.8 V<sub>CC(drop)</sub> level with a Triangle voltage drop to generate a POR/Brownout signal. The V<sub>CC(drop)</sub> level with a Triangle voltage drop to generate a POR/Brownout signal shall be as shown in figure 8.

3.5.9 DCO wake-up time from LPM3/4 vs DCO frequency. The DCO wake-up time from LPM3/4 vs DCO frequency waveforms shall be as shown in figure 9.

3.5.10 USI low level output voltage vs output current. The USI low level output voltage vs output current shall be as shown in figure 10.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CAGE CODE 16236</b>	<b>DWG NO. V62/12620</b>
		REV      B	PAGE 4

TABLE I. Electrical performance characteristics. 1/

Test	Symbol	Conditions 2/	T <sub>A</sub>	V <sub>CC</sub>	Limits		Unit
					Min	Max	
<b>Active mode supply current into V<sub>CC</sub> excluding external current</b>							
Active mode (AM) current (1 MHz)	I <sub>AM, 1MHz</sub>	f <sub>DCO</sub> = f <sub>MCLK</sub> = 1 MHz, f <sub>ACLK</sub> = 0 Hz, Program executes in flash,		2.2 V	220 TYP		μA
		BCSCTL1 = CALBC1_1MHz, DCOCTL = CALDCO_1MHz, CPUOFF = 0, SCG0 = 0 SCG1 = 0, OSCOFF = 0		3 V		390	μA
<b>Low power mode Supply current (into V<sub>CC</sub>) Excluding external current</b>							
Low power mode 0 (LPM0) current  3/	I <sub>LPM0, 1MHz</sub>	f <sub>MCLK</sub> = 0 MHz, f <sub>SMCLK</sub> = f <sub>DCO</sub> = 1 MHz, f <sub>ACLK</sub> = 32,768 Hz, BCSCTL1 = CALBC1_1MHz, DCOCTL = CALDCO_1MHz, CPUOFF = 1, SCG0 = 0, SCG1 = 1, OSCOFF = 0	25°C	2.2 V	65	TYP	μA
Low power mode 2 (LPM2) current  4/	I <sub>LPM2</sub>	f <sub>MCLK</sub> = f <sub>SMCLK</sub> = 0 MHz, f <sub>DCO</sub> = 1 MHz, f <sub>ACLK</sub> = 32,768 Hz, BCSCTL1 = CALBC1_1MHz,	25°C	2.2 V		29	μA
		DCOCTL = CALDCO_1MHz, CPUOFF = 1, SCG0 = 0, SCG1 = 1, OSCOFF = 0	125°C			46	μA
Low power mode 3 (LPM3) current  4/	I <sub>LPM3, VLO</sub>	f <sub>DCO</sub> = f <sub>MCLK</sub> = f <sub>SMCLK</sub> = 0 MHz, f <sub>ACLK</sub> = from internal LF oscillator (VLO), CPUOFF = 1, SCG0 = 1,	25°C	2.2 V		0.7	μA
		SCG1 = 1, OSCOFF = 0	125°C			9.3	μA
Low power mode 4 (LPM4) current  5/	I <sub>LPM4</sub>	f <sub>DCO</sub> = f <sub>MCLK</sub> = f <sub>SMCLK</sub> = 0 MHz, f <sub>ACLK</sub> = 0 Hz, CPUOFF = 1, SCG0 = 1,	25°C	2.2 V		0.5	μA
		SCG1 = 1, OSCOFF = 1	85°C			1.5	μA
		T <sub>A</sub> = 125°C f <sub>DCO</sub> = f <sub>MCLK</sub> = f <sub>SMCLK</sub> = 0 MHz, f <sub>ACLK</sub> = 0 Hz, CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 1		2.2 V		7.1	μA

See footnote at end of table.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/12620
		REV B	PAGE 5

TABLE I. Electrical performance characteristics - Continued. 1/

Test	Symbol	Conditions <u>2/</u>	V <sub>CC</sub>	Limits		Unit
				Min	Max	
<b>Schmitt Trigger inputs (Port P1)</b>						
Positive going input threshold voltage	V <sub>IT+</sub>			0.45 V <sub>CC</sub>	0.75 V <sub>CC</sub>	V
			3 V	1.35	2.25	V
Negative going input threshold voltage	V <sub>IT-</sub>			0.25 V <sub>CC</sub>	0.55 V <sub>CC</sub>	V
			3 V	0.75	1.65	V
Input voltage hysteresis (V <sub>IT+</sub> - V <sub>IT-</sub> )	V <sub>hys</sub>		3 V	0.3	1.0	V
Pullup/pulldown resistor	R <sub>Pull</sub>	For pullup: V <sub>IN</sub> = V <sub>SS</sub> For pulldown: V <sub>IN</sub> = V <sub>CC</sub>		20	50	kΩ
Input capacitance	C <sub>I</sub>	V <sub>IN</sub> = V <sub>SS</sub> or V <sub>CC</sub>		5 TYP		pF
<b>Leakage current (Port P1)</b>						
High impedance leakage current	I <sub>lkg(Px.y)</sub>	<u>6/ 7/</u>	3 V		±120	nA
<b>Outputs (Port P1)</b>						
High level output voltage	V <sub>OH</sub>	I <sub>(OHmax)</sub> = -6 mA <u>8/</u>	3 V	V <sub>CC</sub> - 0.3 TYP		V
Low level output voltage	V <sub>OL</sub>	I <sub>(OLmax)</sub> = 6 mA <u>8/</u>	3 V	V <sub>SS</sub> + 0.3 TYP		V
<b>Output frequency (Port P1)</b>						
Port output frequency (with load)	f <sub>Px.y</sub>	C <sub>L</sub> = 20 pF, R <sub>L</sub> = 1 kΩ <u>9/ 10/</u>	3 V	12 TYP		MHz
Clock output frequency	f <sub>Port*CLK</sub>	C <sub>L</sub> = 20 pF <u>10/</u>	3 V	16 TYP		MHz
<b>POR/Brownout reset (BOR) <u>11/</u></b>						
See figure 10	V <sub>CC(start)</sub>	dV <sub>CC</sub> /dt ≤ 3 V/s		0.7 x V <sub>(B.IT-)</sub> TYP		V
See figure 10 through figure 12	V <sub>(B.IT-)</sub>	dV <sub>CC</sub> /dt ≤ 3 V/s		1		V
See figure 10	V <sub>hys(B.IT-)</sub>	dV <sub>CC</sub> /dt ≤ 3 V/s		140 TYP		mV
See figure 10	t <sub>d(BOR)</sub>	<u>34/</u>		2000		μs
Pulse length needed at $\overline{\text{RST}}$ /NMI pin to accept reset internally	t <sub>(reset)</sub>	<u>34/</u>	3 V	2		μs

See footnote at end of table.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/12620
		REV      B	PAGE 6

TABLE I. Electrical performance characteristics - Continued. 1/

Test	Symbol	Conditions 2/	V <sub>CC</sub>	Limits		Unit
				Min	Max	
<b>DCO frequency</b>						
		RSELx < 14		1.8	3.6	V
Supply voltage	V <sub>CC</sub>	RSELx = 14		2.2	3.6	V
		RSELx = 15		3.0	3.6	V
DCO frequency (0, 0)	f <sub>DCO(0,0)</sub>	RSELx = 0, DCOx = 0, MDDx = 0	3 V	0.096	TYP	MHz
DCO frequency (0, 3)	f <sub>DCO(0,3)</sub>	RSELx = 0, DCOx = 3, MDDx = 0	3 V	0.12	TYP	MHz
DCO frequency (1, 3)	f <sub>DCO(1,3)</sub>	RSELx = 1, DCOx = 3, MDDx = 0	3 V	0.15	TYP	MHz
DCO frequency (2, 3)	f <sub>DCO(2,3)</sub>	RSELx = 2, DCOx = 3, MDDx = 0	3 V	0.21	TYP	MHz
DCO frequency (3, 3)	f <sub>DCO(3,3)</sub>	RSELx = 3, DCOx = 3, MDDx = 0	3 V	0.30	TYP	MHz
DCO frequency (4, 3)	f <sub>DCO(4,3)</sub>	RSELx = 4, DCOx = 3, MDDx = 0	3 V	0.41	TYP	MHz
DCO frequency (5, 3)	f <sub>DCO(5,3)</sub>	RSELx = 5, DCOx = 3, MDDx = 0	3 V	0.58	TYP	MHz
DCO frequency (6, 3)	f <sub>DCO(6,3)</sub>	RSELx = 6, DCOx = 3, MDDx = 0	3 V	0.80	TYP	MHz
DCO frequency (7, 3)	f <sub>DCO(7,3)</sub>	RSELx = 7, DCOx = 3, MDDx = 0	3 V	0.80	1.50	MHz
DCO frequency (8, 3)	f <sub>DCO(8,3)</sub>	RSELx = 8, DCOx = 3, MDDx = 0	3 V	1.6	TYP	MHz
DCO frequency (9, 3)	f <sub>DCO(9,3)</sub>	RSELx = 9, DCOx = 3, MDDx = 0	3 V	2.3	TYP	MHz
DCO frequency (10, 3)	f <sub>DCO(10,3)</sub>	RSELx = 10, DCOx = 3, MDDx = 0	3 V	3.4	TYP	MHz
DCO frequency (11, 3)	f <sub>DCO(11,3)</sub>	RSELx = 11, DCOx = 3, MDDx = 0	3 V	4.25	TYP	MHz
DCO frequency (12, 3)	f <sub>DCO(12,3)</sub>	RSELx = 12, DCOx = 3, MDDx = 0	3 V	4.3	7.30	MHz
DCO frequency (13, 3)	f <sub>DCO(13,3)</sub>	RSELx = 13, DCOx = 3, MDDx = 0	3 V	7.8	TYP	MHz
DCO frequency (14, 3)	f <sub>DCO(14,3)</sub>	RSELx = 14, DCOx = 3, MDDx = 0	3 V	8.6	13.9	MHz
DCO frequency (15, 3)	f <sub>DCO(15,3)</sub>	RSELx = 15, DCOx = 3, MDDx = 0	3 V	15.25	TYP	MHz
DCO frequency (15, 7)	f <sub>DCO(15,7)</sub>	RSELx = 15, DCOx = 7, MDDx = 0	3 V	21	TYP	MHz
Frequency step between range RSEL and RSEL + 1	S <sub>RESL</sub>	$S_{RESL} = f_{DCO(RSEL+1,DCO)} / f_{DCO(RSEL,DCO)}$	3 V	1.35	TYP	ratio
Frequency step between tap DCO and DCO + 1	S <sub>DCO</sub>	$S_{DCO} = f_{DCO(RSEL,DCO+1)} / f_{DCO(RSEL,DCO)}$	3 V	1.08	TYP	ratio
Duty cycle			3 V	50	TYP	%

See footnote at end of table.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CAGE CODE 16236</b>	<b>DWG NO. V62/12620</b>
		REV      B	PAGE 7

TABLE I. Electrical performance characteristics - Continued. 1/

Test	Conditions 2/	T <sub>A</sub>	V <sub>CC</sub>	Limits		Unit
				Min	Max	
<b>Calibrated DCO frequencies – Tolerance over temperature -40°C to 125°C</b>						
1 MHz tolerance over temperature	BCSCTL1 = CALBC1_1MHz, DCOCTL = CALDCO_1MHz, calibrated at 30°C and 3 V	-40°C to 125°C	3 V	-3	3	%
8 MHz tolerance over temperature	BCSCTL1 = CALBC1_8MHz, DCOCTL = CALDCO_8MHz, calibrated at 30°C and 3 V	-40°C to 125°C	3 V	-3	3	%
12 MHz tolerance over temperature	BCSCTL1 = CALBC1_12MHz, DCOCTL = CALDCO_12MHz, calibrated at 30°C and 3 V	-40°C to 125°C	3 V	-3	3	%
16 MHz tolerance over temperature	BCSCTL1 = CALBC1_16MHz, DCOCTL = CALDCO_16MHz, calibrated at 30°C and 3 V	-40°C to 125°C	3 V	-3	3	%
<b>Calibrated DCO frequencies – Tolerance over supply voltage V<sub>CC</sub></b>						
1 MHz tolerance over V <sub>CC</sub>	BCSCTL1 = CALBC1_1MHz, DCOCTL = CALDCO_1MHz, calibrated at 30°C and 3 V	25°C	1.8 V to 3.6 V	-3	3	%
8 MHz tolerance over V <sub>CC</sub>	BCSCTL1 = CALBC1_8MHz, DCOCTL = CALDCO_8MHz, calibrated at 30°C and 3 V	25°C	1.8 V to 3.6 V	-3	3	%
12 MHz tolerance over V <sub>CC</sub>	BCSCTL1 = CALBC1_12MHz, DCOCTL = CALDCO_12MHz, calibrated at 30°C and 3 V	25°C	2.2 V to 3.6 V	-3	3	%
16 MHz tolerance over V <sub>CC</sub>	BCSCTL1 = CALBC1_16MHz, DCOCTL = CALDCO_16MHz, calibrated at 30°C and 3 V	25°C	3 V to 3.6 V	-6	3	%
<b>Calibrated DCO frequencies – Overall tolerance</b>						
1 MHz tolerance overall	BCSCTL1 = CALBC1_1MHz, DCOCTL = CALDCO_1MHz, calibrated at 30°C and 3 V	-40°C to 85°C	1.8 V to 3.6 V	-5	+5	%
8 MHz tolerance overall	BCSCTL1 = CALBC1_8MHz, DCOCTL = CALDCO_8MHz, calibrated at 30°C and 3 V	-40°C to 85°C	1.8 V to 3.6 V	-5	+5	%
12 MHz tolerance overall	BCSCTL1 = CALBC1_12MHz, DCOCTL = CALDCO_12MHz, calibrated at 30°C and 3 V	-40°C to 85°C	2.2 V to 3.6 V	-5	+5	%
16 MHz tolerance overall	BCSCTL1 = CALBC1_16MHz, DCOCTL = CALDCO_16MHz, calibrated at 30°C and 3 V	-40°C to 85°C	3.0 V to 3.6 V	-6	+6	%

See footnote at end of table.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CAGE CODE 16236</b>	<b>DWG NO. V62/12620</b>
		REV      B	PAGE 8



TABLE I. Electrical performance characteristics - Continued. 1/

Test	Symbol	Conditions <u>2/</u>	V <sub>CC</sub>	Limits		Unit
				Min	Max	
<b>Wake up from Lower Power Models (LPM3/4)</b>						
DCO clock wake up time from LPM3/4  <u>12/</u>	t <sub>DCO,LPM3/4</sub>	BCSCTL1 = CALBC1_1MHz, DCOCTL = CALDCO_1MHz,	2.2 V/ 3 V	2 TYP		μs
		BCSCTL1 = CALBC1_8MHz, DCOCTL = CALDCO_8MHz,		1.5 TYP		μs
		BCSCTL1 = CALBC1_12MHz, DCOCTL = CALDCO_12MHz,		1 TYP		μs
		BCSCTL1 = CALBC1_16MHz, DCOCTL = CALDCO_16MHz,	3 V	1 TYP		μs
CPU wake up time from LPM3/4 <u>13/</u>	t <sub>CPU,LPM3/4</sub>			1 / f <sub>MCLK</sub> + TYP t <sub>clock,LPM3/4</sub>		μs
<b>Internal Very Low power Low frequency Oscillator (VLO)</b>						
VLO frequency	f <sub>VLO</sub>	T <sub>A</sub> = -40°C to 85°C	3 V	4	20	kHz
		T <sub>A</sub> = 125°C			23	
VLO frequency temperature drift <u>14/</u>	df <sub>VLO</sub> /dT	T <sub>A</sub> = -40°C to 85°C	3 V	0.5 TYP		%/°C
VLO frequency supply voltage drift <u>15/</u>	df <sub>VLO</sub> /dV <sub>CC</sub>	T <sub>A</sub> = 25°C	1.8 V to 3.6 V	4 TYP		%/V
<b>Timer_A</b>						
Timer_A clock frequency	f <sub>TA</sub>	Internal: SMCLK External: TACLK, INCLK Duty cycle = 50% ±10%		f <sub>SYSTEM</sub> TYP		MHz
Timer_A capture timing	f <sub>TA,cap</sub>	TAX	3 V	20		ns
<b>USI, Universal Serial Interface</b>						
USI clock frequency	f <sub>USI</sub>	External: SCLK, Duty cycle = 50% ±10% SPI slave mode USI module in I <sup>2</sup> C mode,		f <sub>SYSTEM</sub> TYP		MHz
Loe level output voltage on SDA and SCL	V <sub>OL,I2C</sub>	I <sub>(OLmax)</sub> = 1.5 mA	3 V	V <sub>SS</sub>	V <sub>SS</sub> + 0.4	

See footnote at end of table.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/12620
		REV B	PAGE 9

TABLE I. Electrical performance characteristics - Continued. 1/

Test	Symbol	Conditions <u>2/</u>	V <sub>CC</sub>	Limits		Unit
				Min	Max	
<b>10 Bit ADC, Power supply and input range conditions</b>						
Analog supply voltage	V <sub>CC</sub>	V <sub>SS</sub> = 0		2.2	3.6	V
Analog input voltage <u>17/</u>	V <sub>AX</sub>	All Ax terminal, Analog inputs selected in ADC10AE register	3 V	0	V <sub>CC</sub>	V
ADC10 supply current <u>18/</u>	I <sub>ADC10</sub>	f <sub>ADC10CLK</sub> = 5.0 MHz, ADC10ON = 1, REFON = 0, ADC10SHT0 = 1, ADC10SHT1 = 0, ADC10DIV = 0	3 v	0.6 TYP		mA
Reference supply current, reference buffer disabled	I <sub>REF+</sub>	f <sub>ADC10CLK</sub> = 5.0 MHz, ADC10ON = 0, REF2_5V = 0, REFON = 1, REFOUT = 0	3 V	0.25 TYP		mA
<u>19/</u>		f <sub>ADC10CLK</sub> = 5.0 MHz, ADC10ON = 0, REF2_5V = 1, REFON = 1, REFOUT = 0	3 v	0.25 TYP		mA
Reference buffer supply current with ADC10SR = 0	I <sub>REFB,0</sub>	f <sub>ADC10CLK</sub> = 5.0 MHz, ADC10ON = 0, REFON = 1, REF2_5V = 0, REFOUT = 1, ADC10SR = 0	3 V	1.1 TYP		mA
<u>19/</u>						
Reference buffer supply current with ADC10SR = 1	I <sub>REFB,1</sub>	f <sub>ADC10CLK</sub> = 5.0 MHz, ADC10ON = 0, REFON = 0, REF2_5V = 0, REFOUT = 1, ADC10SR = 1	3 v	0.5 TYP		mA
<u>19/</u>						
Input capacitance	C <sub>i</sub>	Only one terminal Ax can be selected at one time	3 V		27	pF
Input MUX ON resistance	R <sub>i</sub>	0 V ≤ V <sub>AX</sub> ≤ V <sub>CC</sub>	3 v	1000	TYP	Ω

See footnote at end of table.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CAGE CODE 16236</b>	<b>DWG NO. V62/12620</b>
		REV      B	PAGE 10

TABLE I. Electrical performance characteristics - Continued. 1/

Test	Symbol	Conditions <u>2/</u>	V <sub>CC</sub>	Limits		Unit
				Min	Max	
<b>10 bit ADC, Built in voltage reference</b> <u>35/</u>						
Positive built in reference analog supply voltage range	V <sub>CC, REF+</sub>	I <sub>VREF+</sub> ≤ 1 mA, REF2_5V = 0		2.2		V
		I <sub>VREF+</sub> ≤ 1 mA, REF2_5V = 1		3.0		V
Positive built in reference voltage	V <sub>REF+</sub>	I <sub>VREF+</sub> ≤ I <sub>VREF+</sub> max, REF2_5V = 0	3 V	1.4	1.59	V
		I <sub>VREF+</sub> ≤ I <sub>VREF+</sub> max, REF2_5V = 1		2.34	2.65	V
Maximum V <sub>REF+</sub> load current	I <sub>LD, VREF+</sub>	<u>34/</u>	3 V		±1	mA
V <sub>REF+</sub> load regulation		I <sub>VREF+</sub> = 500 µA ±100 µA, Analog input voltage V <sub>Ax</sub> ≠ 0.75 V, REF2_5V = 0	3 V		±2	LSB
		I <sub>VREF+</sub> = 500 µA ±100 µA Analog input voltage V <sub>Ax</sub> ≠ 1.25 V, REF2_5V = 1			±2	LSB
V <sub>REF+</sub> load regulation response time		I <sub>VREF+</sub> = 100 µA → 900 µA V <sub>Ax</sub> ≠ 0.5 V x V <sub>REF+</sub> , Error conversion result ≤ 1 LSB, ADC10SR = 0	3 V		400	ns
Maximum capacitance at pin V <sub>REF+</sub>	C <sub>VREF+</sub>	I <sub>VREF+</sub> ≤ 1 mA, REFON = 1, REFOUT = 1	3 V		100	pF
Temperature coefficient	TC <sub>VREF+</sub>	I <sub>VREF+</sub> = const with 0 mA ≤ I <sub>VREF+</sub> ≤ 1 mA	3 V		±190	ppm/°C
Setting time of internal reference voltage to 99.9% V <sub>REF</sub>	t <sub>REFON</sub>	I <sub>VREF+</sub> = 0.5 mA, REF2_5V = 0, REFON = 0 → 1	3.6 V		30	µs
Setting time of reference buffer to 99.9% V <sub>REF</sub>	t <sub>REFBURST</sub>	I <sub>VREF+</sub> = 0.5 mA, REF2_5V = 1, REFON = 1 REFBURST = 1, ADC10SR = 0	3 V		2	µs
<b>10 Bit ADC, External reference</b> <u>20/ 36/</u>						
Positive external reference input voltage range <u>21/</u>	V <sub>REF+</sub>	V <sub>REF+</sub> > V <sub>REF-</sub> , SREF1 = 1, SREF0 = 0		1.4	V <sub>CC</sub>	V
		V <sub>REF-</sub> ≤ V <sub>REF+</sub> ≤ V <sub>CC</sub> - 0.15 V, SREF1 = 1, SREF0 = 1 <u>22/</u>		1.4	3	V
Negative external reference input voltage range <u>23/</u>	V <sub>REF-</sub>	V <sub>REF+</sub> > V <sub>REF-</sub>		0	1.2	V
Differential external reference input voltage range, ΔV <sub>REF</sub> = V <sub>REF+</sub> - V <sub>REF-</sub>	ΔV <sub>REF</sub>	V <sub>REF+</sub> > V <sub>REF-</sub> <u>24/</u>		1.4	V <sub>CC</sub>	V
Static input current into V <sub>REF+</sub>	I <sub>VREF+</sub>	0 V ≤ V <sub>REF+</sub> ≤ V <sub>CC</sub> - 0.15 V ≤ 3 V, SREF1 = 1, SREF0 = 0	3 V	±1 TYP		µA
		0 V ≤ V <sub>REF+</sub> ≤ V <sub>CC</sub> - 0.15 V ≤ 3 V, SREF1 = 1, SREF0 = 1 <u>22/</u>	3 V	0 TYP		µA
Static input current into V <sub>REF-</sub>	I <sub>VREF-</sub>	0 V ≤ V <sub>REF-</sub> ≤ V <sub>CC</sub>	3 V	±1 TYP		µA

See footnote at end of table.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CAGE CODE 16236</b>	<b>DWG NO. V62/12620</b>
		REV      B	PAGE 11

TABLE I. Electrical performance characteristics - Continued. 1/

Test	Symbol	Conditions <u>2/</u>	V <sub>CC</sub>	Limits		Unit
				Min	Max	
<b>10 Bit ADC, Timing parameters</b> <u>36/</u>						
ADC10 input clock frequency	f <sub>ADC10CLK</sub>	For specified performance of ADC10 linearity parameters	3 V	0.45	6.3	MHz
				0.45	1.5	MHz
ADC10 built in oscillator frequency	f <sub>ADC10OSC</sub>	ADC10DIVx = 0, ADC10SSELx = 0, f <sub>ADC10CLK</sub> = f <sub>ADC10OSC</sub>	3 V	3.7	6.3	MHz
Conversion time	t <sub>CONVERT</sub>	ADC10 built in oscillator, ADC10SSELx = 0, f <sub>ADC10CLK</sub> = f <sub>ADC10OSC</sub>	3 V	2.06	3.51	μs
		f <sub>ADC10CLK</sub> from ACLK, MCLK, or SMCLK: ADC10SSELx ≠ 0		13 x ADC 10DIV x 1/f <sub>ADC10CLK</sub>		μs
Turn on setting time of the ADC	t <sub>ADC10ON</sub>	<u>25/</u>			100	ns
<b>10 Bit ADC, Linearity parameters</b> <u>36/</u>						
Integral linearity error	E <sub>I</sub>		3 V		±1	LSB
Differential linearity error	E <sub>D</sub>		3 V		±1	LSB
Offset error	E <sub>O</sub>	Source impedance R <sub>s</sub> < 100 Ω	3 V		±1	LSB
Gain error	E <sub>G</sub>		3 V		±2	LSB
Total unadjusted error	E <sub>T</sub>		3 V		±5	LSB
<b>10 Bit ADC, Temperature sensor and built in V<sub>MID</sub></b> <u>36/</u>						
Temperature sensor supply current <u>26/</u>	I <sub>SENSOR</sub>	REFON = 0, INCHx = 0Ah, T <sub>A</sub> = 25°C	3 V	60	TYP	μA
	TC <sub>SENSOR</sub>	ADC10ON = 1 INCHx = 0Ah <u>27/</u>	3 V	3.55	TYP	mV/°C
Sample time required if channel 10 is selected <u>28/</u>	t <sub>Sensor(sample)</sub>	ADC10ON = 1 INCHx = 0Ah, Error of conversion result ≤ 1 LSB	3 V	30		μs
Current into divider at channel 11	I <sub>VMID</sub>	ADC10ON = 1 INCHx = 0Bh	3 V		<u>29/</u>	μA
V <sub>CC</sub> divider at channel 11	V <sub>MID</sub>	ADC10ON = 1 INCHx = 0Bh, V <sub>MID</sub> ≠ 0.5 x V <sub>CC</sub>	3 V	1.5	TYP	V
Sample time required if channel 11 is selected <u>30/</u>	t <sub>VMID(sample)</sub>	ADC10ON = 1 INCHx = 0Bh, Error of conversion result ≤ 1 LSB	3 V	1220		ns
<b>RAM</b>						
RAM retention supply voltage <u>31/</u>	V <sub>(RAMh)</sub>	CPU halted		1.6		V

See footnote at end of table.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CAGE CODE 16236</b>	<b>DWG NO. V62/12620</b>
		REV      B	PAGE 12

TABLE I. Electrical performance characteristics - Continued. 1/

Test	Symbol	Conditions <u>2/</u>	V <sub>CC</sub>	Limits		Unit
				Min	Max	
<b>Spy-Bi-Wire interface</b>						
Spy-Bi-Wire input frequency	f <sub>SBW</sub>		2.2 V/3 V	0	20	MHz
Spy-Bi-Wire low clock pulse length	t <sub>SBW,Low</sub>		2.2 V/3 V	0.025	15	μs
Spy-Bi-Wireenable time (Test high to acceptance of first clock edge <u>32/</u> )	t <sub>SBW,En</sub>	T <sub>A</sub> = -40°C to 105°C	2.2 V/3 V		1	μs
Spy-Bi-Wire return to normal operation time	t <sub>SBW,Ret</sub>		2.2 V/3 V	15	100	μs
Internal pulldown resistance on TEST	R <sub>Internal</sub>	T <sub>A</sub> = -40°C to 105°C	2.2 V/3 V	25	90	kΩ
<b>JTAG fuse</b> <u>33/ 37/</u>						
Supply voltage during fuse blow condition	V <sub>CC(FB)</sub>			2.5		V
Voltage level on TEST for fuse blow	V <sub>FB</sub>			6	7	V
Supply current into TEST during fuse blow	I <sub>FB</sub>				100	mA
Time to blow fuse	t <sub>FB</sub>				1	ms

- 1/ Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design.
- 2/ Over recommended operating free air temperature range (unless otherwise noted). All inputs are tied to 0 V or to V<sub>CC</sub>. Outputs do not source or sink any current.
- 3/ Current for brownout and WDT clocked by SMCLK included.
- 4/ Current for brownout and WDT clocked by ACLK included.
- 5/ Current for brownout included.
- 6/ The leakage current is measured with V<sub>SS</sub> or V<sub>CC</sub> applied to the corresponding pin(s), unless otherwise noted.
- 7/ The leakage of the digital port pins is measured individually. The port pin is selected for input and the pullup/pulldown resistor is disabled.
- 8/ The maximum total current, I<sub>(OHmax)</sub> and I<sub>(OLmax)</sub>, for all outputs combined should not exceed ±48 mA to hold the maximum voltage drop specified.
- 9/ A resistive divider with two 0.5 kΩ resistors between V<sub>CC</sub> and V<sub>SS</sub> is used as load. The output is connected to the center tap of the divider.
- 10/ The output voltage reaches at least 10% and 90% V<sub>CC</sub> at the specified toggle frequency.
- 11/ The current consumption of the brownout module is already included in the ICC current consumption data. The voltage level V<sub>(B\_IT-)</sub> + V<sub>hys(B\_IT-)</sub> is ≤ 1.8 V.
- 12/ The DCO clock wake up time is measured from the edge of an external wake up signal (for example, port interrupt) to the first clock edge observable externally on a clock pin (MCLK or SMCLK).
- 13/ Parameter applicable only if DCOCLK is used for MCLK.
- 14/ Calculated using the box method: (MAX(-40°C to 85°C) - MIN(-40°C to 85°C)) / MIN(-40°C to 85°C) / (85°C - (-40°C)).
- 15/ Calculated using the box method: (MAX(1.8 to 3.6 V) - MIN(1.8 to 3.6 V)) / Min(1.8 to 3.6 V) / (3.6 V - 1.8 V).
- 16/ The leakage current is defined in the leakage current table with P<sub>x.y/Ax</sub> parameter.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CAGE CODE 16236</b>	<b>DWG NO. V62/12620</b>
		REV      B	PAGE 13

TABLE I. Electrical performance characteristics - Continued. 1/


- 17/ The analog input voltage range must be within the selected reference voltage range  $V_{R+}$  to  $V_{R-}$  for valid conversion result.
- 18/ The internal reference supply current is not included in current consumption parameter  $I_{ADC10}$ .
- 19/ The internal reference current is supplied by terminal VCC. Consumption is independent of the ADC10ON control bit, unless a conversion is active. The REFON bit enables the built-in reference to settle before starting an A/D conversion.
- 20/ The external reference is used during conversion to charge and discharge the capacitance array. The input capacitance,  $C_i$ , is also the dynamic load for an external reference during conversion. The dynamic impedance of the reference supply should follow the recommendations on analog source impedance to allow the charge to settle for 10 bit accuracy.
- 21/ The accuracy limits the minimum positive external reference voltage. Lower reference voltage levels may be applied with reduced accuracy requirements.
- 22/ Under this condition the external reference is internally buffered. The reference buffer is active and requires the reference buffer supply current  $I_{REFB}$ . The current consumption can be limited to the sample and conversion period with REBURST = 1.
- 23/ The accuracy limits the maximum negative external reference voltage. Higher reference voltage levels may be applied with reduced accuracy requirements.
- 24/ The accuracy limits the minimum external differential reference voltage. Lower differential reference voltage levels may be applied with reduced accuracy requirements.
- 25/ The condition is that the error in a conversion started after  $t_{ADC10ON}$  is less than  $\pm 0.5$  LSB. The reference and input signal are already settled.
- 26/ The sensor current  $I_{SENSOR}$  is consumed if (ADC10ON = 1 and REFON = 1) or (ADC10ON = 1 and INCH = 0Ah and sample signal is high). When REFON = 1,  $I_{SENSOR}$  is included in IREF+. When REFON = 0,  $I_{SENSOR}$  applies during conversion of the temperature sensor input (INCH = 0Ah).
- 27/ The following formula can be used to calculate the temperature sensor output voltage:  

$$V_{Sensor, typ} = TC_{Sensor} (273 + T[^\circ C]) + V_{Offset, sensor}[mV]$$
 or  

$$V_{Sensor, typ} = TC_{Sensor} T[^\circ C] + V_{Sensor}(T_A = 0^\circ C)[mV].$$
- 28/ The typical equivalent impedance of the sensor is 51 k $\Omega$ . The sample time required includes the sensor-on time  $t_{SENSOR(on)}$ .
- 29/ No additional current is needed. The  $V_{MID}$  is used during sampling.
- 30/ The on time  $t_{VMID(on)}$  is included in the sampling time  $t_{VMID(sample)}$ ; no additional on time is needed.
- 31/ This parameter defines the minimum supply voltage  $V_{CC}$  when the data in RAM remains unchanged. No program execution should happen during this supply voltage condition.
- 32/ Tools accessing the Spy-Bi-Wire interface need to wait for the maximum  $t_{SBW,En}$  time after pulling the TEST/SBWCLK pin high before applying the first SBWCLK clock edge.
- 33/ Once the fuse is blown, no further access to the JATG/Test, Spy-Bi-Wire, and emulation feature is possible, and JTAG is switched to bypass mode.
- 34/ Minimum and maximum parameters are characterized up to  $T_A = 105^\circ C$  unless otherwise noted.
- 35/ Over recommended operating free air temperature range unless otherwise noted.
- 36/ Over recommended ranges of supply voltage and up to operating free air temperature  $T_A = 105^\circ C$  (unless otherwise noted).
- 37/  $T_A = 25^\circ C$ , over recommended ranges of supply voltage (unless otherwise noted).

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CAGE CODE 16236</b>	<b>DWG NO. V62/12620</b>
		REV      B	PAGE 14

Case X



Dimensions									
Symbol	Inches		Millimeters		Symbol	Inches		Millimeters	
	Min	Max	Min	Max		Min	Max	Min	Max
A		.069		1.75	E	.150	.157	3.80	4.00
A1	.004	.010	0.10	0.25	E1	.228	.244	5.80	6.20
b	.012	.020	0.31	0.51	e	.050	BSC	1.27	BSC
c	.005	.010	0.13	0.25	L	.016	.050	0.40	1.27
D	.189	.197	4.80	5.00					

NOTES:

1. All linear dimensions are in inches (millimeters).
2. This drawing is subject to change without notice.
3. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0.15) each side.
4. Body width does not include interlead flash. Interlead flash shall not exceed .017 (0.43) each side.
5. Reference JEDEC MS-012.

FIGURE 1. Case outline.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/12620
		REV B	PAGE 15

Terminal number	Terminal symbol	Terminal number	Terminal symbol
1	DVCC	5	DVSS
2	P1.2/TA0.1/A2	6	TEST/SBWTCK
3	P1.5/TA0.0/A5/SCLK	7	$\overline{\text{RST}}$ /NMI/SBWT DIO
4	P1.6/TA0.1/A6/SDO/SCL	8	P1.7/A7/SDI/SDA

FIGURE 2. Terminal connections.

Terminal		I/O	Description
Name	No.		
P1.2/ TA0.1/ A2	2	I/O	General purpose digital I/O pin Timer_A, capture: CCI1A input, compare Out1 output ADC10 analog input A2
P1.5/ TA0.0/ A5/ SCLK	3	I/O	General purpose digital I/O pin Timer_A, compare Out0 output ADC10 analog input A5 USI: clock input in I2C mode; clock input/output in SPI mode
P1.6/ TA0.1/ A6/ SDO/ SCL	4	I/O	General purpose digital I/O pin Timer_A, capture: CCI1B input, compare Out1 output ADC10 analog input A6 USI: Data output in SPI mode USI: I2C clock in I2C mode
P1.7/ A7/ SDI/ SDA	5	I/O	General purpose digital I/O pin ADC10 analog input A7 USI: Data output in SPI mode USI: Data input in I2C mode
$\overline{\text{RST}}$ / NMI/ SBWT DIO	6	I	Reset input Nonmaskable interrupt input Spy-Bi-Wire test data input/output during programming and test
TEST/ SBWTCK	7	I	Select test mode for JTAG pins on Port 1. The device protection fuse is connected to TEST. Spy-Bi-Wire test clock input during programming and test.
DVCC	1		Digital supply voltage
DVSS	8		Digital ground reference

The GPIOs P1.0, P1.1, P1.3, P1.4, P2.6, and P2.7 are implemented but not available on the device pinout. To avoid floating inputs, these digital I/Os should be properly configured. The pullup or pulldown resistors of the unbounded P1.x GPIOs should be enabled, and the VLO should be selected as the ACLK source. (See manufacturer for more information).

FIGURE 3. Terminal function.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CAGE CODE 16236</b>	<b>DWG NO. V62/12620</b>
		REV      B	PAGE 16







FIGURE 4. Functional block diagram.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/12620
		REV B	PAGE 17



**NOTE:**

1. Minimum processor frequency is defined by system clock. Flash program or erase operations require a minimum  $V_{CC}$  of 2.2 V.

FIGURE 5. Safe operating area.




FIGURE 6. POR/Brownout Reset (BOR) vs Supply voltage.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/12620
		REV B	PAGE 18




FIGURE 7.  $V_{CC(drop)}$  level with a Square voltage drop to generate a POR/Brownout signal.




FIGURE 8.  $V_{CC(drop)}$  level with a Triangle voltage drop to generate a POR/Brownout signal.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CAGE CODE 16236</b>	<b>DWG NO. V62/12620</b>
		REV      B	PAGE 19




FIGURE 9. DCO wake-up time from LPM3/4 vs DCO frequency.




FIGURE 10. USI low level output voltage vs output current.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CAGE CODE 16236</b>	<b>DWG NO. V62/12620</b>
		REV      B	PAGE 20

4. VERIFICATION

4.1 Product assurance requirements. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable.

5. PREPARATION FOR DELIVERY

5.1 Packaging. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturer's standard commercial practices for electrostatic discharge sensitive devices.

6. NOTES

6.1 ESDS. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum.

6.2 Configuration control. The data contained herein is based on the salient characteristics of the device manufacturer's data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided.

6.3 Suggested source(s) of supply. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item. DLA Land and Maritime maintains an online database of all current sources of supply at <https://landandmaritimeapps.dla.mil/programs/smcr/>.

Vendor item drawing administrative control number <u>1/</u>	Device manufacturer CAGE code	Top side marking	Transport media	Vendor part number
V62/12620-01XE	01295	G230EP	Tape and reel	MSP430G2230QDREP
			Tube	MSP430G2230QREP

1/ The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation.

CAGE code

01295

Source of supply

Texas Instruments, Inc.  
Semiconductor Group  
8505 Forest Lane  
P.O. Box 660199  
Dallas, TX 75243

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CAGE CODE 16236</b>	<b>DWG NO. V62/12620</b>
		REV      B	PAGE 21