	REVISIONS		
LTR	DESCRIPTION	DATE (YR-MO-DA)	APPROVED
A	Table I, input offset voltage test; with $T_A = 25^{\circ}C$ delete 9 mV and substitute 6 mV, with -40°C $\leq T_A \leq 125^{\circ}C$, delete 15 mV and substitute 8 mV. Table I, input offset current test, with -40°C $\leq T_A \leq 125^{\circ}C$ delete 20 nA and substitute 2 nA. Table I, input bias current test, add -40°C $\leq T_A \leq 125^{\circ}C$, delete 50 nA and substitute 20 nA. Table I, large signal differential voltage amplification test, add -40°C $\leq T_A \leq 125^{\circ}C$ for 5 V/mV min limit. Table I, common mode rejection ratio test, delete 75 dB and substitute 80 dB. Table I, slew rate at unity gain test, delete 5 V/ μ s and substitute 8 V/ μ s ro	13-01-09	C. SAFFLE
В	Make corrections to pins 2 and 10 as specified in figure 2 Terminal connections. Make change to Top side marking as specified under paragraph 6.3. Update document paragraphs to current requirements ro	21-01-26	J. ESCHMEYER
С	Add device type 02. Make changes to paragraph 1.3, Table I and figure 2 ro	23-06-21	J. ESCHMEYER



Prepared in accordance with ASME Y14.24	Vendor Item Drawing
Revision Status of Sheets	

Revision Status	of She	ets															
REV																	
SHEET																	
REV	С	С	С	С	С	С	С	С	С	С	С						
SHEET	1	2	3	4	5	6	7	8	9	10	11						

SHEET	1	2	3 4		5	6	/	8	9	10	11									
PMIC N/A PREPARED BY Phu H. Nguyen							DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 https://www.dla.mil/landandmaritime													
Original draw YY-MM 11-11	ving M-DD	of	Ph API	u - PR (KED I I. Ngu OVED as M.	ıyen	8				TITLE MICROCIRCUIT, DIGITAL-LINEAR, LOW NOISE JFET INPUT OPERATIONAL AMPLIFIER, MONOLITHIC SILICON									
			S	IZE A	•	-		E CO 523 (DWG				V6	2/1 ⁻	162	21		
			F	REV c			PAGE 1 OF 11													

1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents the general requirements of a high performance low noise JFET input operational amplifier microcircuit, with an operating temperature range of -40°C to +125°C for device type 01 and -55°C to +125°C for device type 02.
- 1.2 <u>Vendor Item Drawing Administrative Control Number</u>. The manufacturer's PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation:

<u>V62/11621</u>	-	<u>01</u> 	X T	Ę
Drawing		Device type	Case outline	Lead finish
number		(See 1.2.1)	(See 1.2.2)	(See 1.2.3)

1.2.1 Device type(s).

Device type	<u>Generic</u>	<u>Circuit function</u>
01	TL074Q-EP	Low noise JFET input operational amplifier
02	TL074M-EP	Low noise JFET input operational amplifier

1.2.2 Case outline(s). The case outline(s) are as specified herein.

Outline letter	Number of pins	JEDEC PUB 95	Package style
Х	14	JEDEC MS-012	Plastic small outline

1.2.3 Lead finishes. The lead finishes are as specified below or other lead finishes as provided by the device manufacturer:

<u>-inish designator</u>	<u>Material</u>
Α	Hot solder dip
В	Tin-lead plate
С	Gold plate
D	Palladium
E	Gold flash palladium
F	Tin-lead alloy (BGA/CGA)
Z	Other

DLA LAND AND MARITIME	SIZE	CAGE CODE	DWG NO.		
	A	16236	V62/11621		
COLUMBUS, OHIO		REV C	PAGE 2		

1.3 Absolute maximum ratings. 1/

Maximum supply voltage: 2/

Vcc+	18 V
Vcc	18 V
Maximum differential input voltage (VID)	±30 V <u>3</u> /
Maximum input voltage (VI)	±15 V <u>2</u> / <u>4</u> /
Duration of output short circuit	Unlimited 5/
Thermal resistance, junction to case (θ JC)	51.5°C/W <u>6</u> / <u>7</u> /
Thermal resistance, junction to ambient (θ JA)	86°C/W <u>7</u> /
Maximum operating virtual junction temperature (TJ)	150°C
Storage temperature range (Tstg)	-65°C to 150°C

2. APPLICABLE DOCUMENTS

JEDEC Solid State Technology Association

EIA/JEDEC 51-7 – High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages
JEDEC PUB 95 – Registered and Standard Outlines for Semiconductor Devices

(Copies of these documents are available online at https://www.jedec.org.)

^{7/} The package thermal impedance is calculated in accordance with JESD 51-7.

DLA LAND AND MARITIME	SIZE	CAGE CODE	DWG NO.		
	A	16236	V62/11621		
COLUMBUS, OHIO		REV C	PAGE 3		

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

^{2/} All voltage values, except differential voltages, are with respect to the midpoint between VCC+ and VCC-.

^{3/} Differential voltages are at IN+, with respect to IN-.

The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 V, whichever is less.

^{5/} The output may be shorted to ground or to either supply. Temperature and/or supply voltages must be limited to ensure that the dissipation rating is not exceeded.

^{6/} Maximum power dissipation is a function of TJ(max), θJA , and TA. The maximum allowable power dissipation at any allowable ambient temperature is $PD = (TJ(max) - TA)/\theta JA$. Operating at the absolute maximum TJ of 150°C can affect reliability.

3. REQUIREMENTS

- 3.1 <u>Marking</u>. Parts shall be permanently and legibly marked with the manufacturer's part number as shown in 6.3 herein and as follows:
 - A. Manufacturer's name, CAGE code, or logo
 - B. Pin 1 identifier
 - C. ESDS identification (optional)
- 3.2 <u>Unit container</u>. The unit container shall be marked with the manufacturer's part number and with items A and C (if applicable) above.
- 3.3 <u>Electrical characteristics</u>. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.
 - 3.4 <u>Design, construction, and physical dimension</u>. The design, construction, and physical dimensions are as specified herein.
 - 3.5 Diagrams.
 - 3.5.1 Case outline. The case outline shall be as shown in 1.2.2 and figure 1.
 - 3.5.2 <u>Terminal connections</u>. The terminal connections shall be as shown in figure 2.
 - 3.5.3 Symbol diagram. The symbol diagram shall be as shown in figure 3.
 - 3.5.4 <u>Schematic diagram</u>. The schematic diagram shall be as shown in figure 4.
 - 3.5.5 <u>Unity gain amplifier</u>. The unity gain amplifier shall be as shown in figure 5.
 - 3.5.6 Gain of 10 inverting amplifier. The gain of 10 inverting amplifier shall be as shown in figure 6.

DLA LAND AND MARITIME	SIZE	CAGE CODE	DWG NO.
	A	16236	V62/11621
COLUMBUS, OHIO		REV C	PAGE 4

TABLE I. Electrical performance characteristics. $\underline{1}/$

Test	Symbol	Conditions <u>2</u> / <u>3</u> /	TA <u>4</u> /	Device	e Limits		Unit
				type	Min	Max	
Input offset voltage	Vio	Vo = 0, Rs = 50Ω	25°C	01, 02		6	mV
			$-40^{\circ}C \le T_A \le 125^{\circ}C$	01		8	
			-55°C ≤ TA ≤ 125°C	02		8	
Temperature coefficient of input	αVIO	Vo = 0, Rs = 50 Ω	-40°C ≤ TA ≤ 125°C	01	18	typical	μV/°C
offset voltage			-55°C ≤ T _A ≤ 125°C	02	18	typical	
Input offset current	lio	Vo = 0	25°C	01, 02		100	pА
			-40°C ≤ T _A ≤ 125°C	01		2	nA
			-55°C ≤ TA ≤ 125°C	02		2	
Input bias current	liB	Vo = 0	25°C	01, 02		200	pА
			-40°C ≤ T _A ≤ 125°C	01		20	nA
			-55°C ≤ TA ≤ 125°C	02		20	
Common mode input voltage range	VICR		25°C	01, 02	±11		V
Maximum peak output voltage	Vом	RL = 10 kΩ	25°C	01, 02	±12		V
swing		$R_L \ge 10 \text{ k}\Omega$	-40°C ≤ TA ≤ 125°C	01	±12		
			-55°C ≤ TA ≤ 125°C	02	±12		
		$RL \ge 2 k\Omega$	-40°C ≤ T _A ≤ 125°C	01	±10		
			-55°C ≤ TA ≤ 125°C	02	±10		
Large signal differential voltage	AVD	$V_0 = \pm 10 \text{ V}, \text{ RL} \ge 2 \text{ k}\Omega$	25°C	01, 02	35		V/mV
amplification			-40°C ≤ T _A ≤ 125°C	01	15		
			-55°C ≤ TA ≤ 125°C	02	15		
Unity gain bandwidth	B1		25°C	01, 02	3	typical	MHz
Input resistance	ri		25°C	01, 02	10 ¹²	typical	Ω
Common mode rejection ratio	CMRR	V _{IC} = V _{IC} min, V _O = 0, R _S = 50 Ω	25°C	01, 02	80		dB
Supply voltage rejection ratio (ΔVCC±/ΔVIO)	ksvr	V _{CC} = ±9 V to ±15 V, V _O = 0, R _S = 50 Ω	25°C	01, 02	80		dB
Supply current (each amplifier)	Icc	Vo = 0, no load	25°C	01, 02		2.5	mA
Crosstalk attenuation	VO1/VO2	AVD = 100	25°C	01, 02	120	typical	dB

See footnotes at end of the table.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/11621
		REV C	PAGE 5

TABLE I. <u>Electrical performance characteristics</u> - Continued. <u>1</u>/

Test	Symbol	Conditions 2/ 3/	TA <u>4</u> /	Device	Limits		Unit
			_	type	Min	Max	
Operating characteristics.							
Slew rate at unity gain	SR	$V_I = 10 \text{ V}, \text{ RL} = 2 \text{ k}Ω,$	25°C	01, 02	8		V/µs
		C _L = 100 pF, see figure 1					
Rise time overshoot factor	tr	$V_{I} = 10 \text{ V}, \text{ RL} = 2 \text{ k}\Omega,$	25°C	01, 02	0.1	typical	μs
		C _L = 100 pF, see figure 1			20	typical	%
Equivalent input noise voltage	Vn	f = 1 kHz, Rs = 20 Ω	25°C	01, 02	18	typical	nV/√Hz
		f = 10 Hz to 10 kHz, Rs = 20 Ω			4	typical	μV
Equivalent input noise current		Rs = 20 Ω, f = 1 kHz	25°C	01, 02	0.01	typical	pA/√Hz
Total harmonic distortion	THD	V _I rms = 6 V, A _{VD} = 1,	25°C	01, 02	0.003	typical	%
		$R_L \ge 2 \text{ k}\Omega, \text{ Rs} \le 1 \text{ k}\Omega, \text{ f} = 1 \text{ kHz}$					


^{1/} Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/11621
		REV C	PAGE 6

 $^{2/}VCC \pm = \pm 15 V$ (unless otherwise noted).

^{3/} Input bias currents of an FET input operational amplifier are normal junction reverse currents, which are temperature sensitive. Pulse techniques must be used that will maintain the junction temperature as close to the ambient temperature as possible.

^{4/} All characteristics are measured under open-loop conditions with zero common-mode voltage, unless otherwise specified.



Dimen sions										
	Dimen Sions									
Symbol	Inches		Millim	eters	Symbol	Inches		Millim	eters	
	Min	Max	Min	Max		Min	Max	Min	Max	
Α		.069		1.75	Е	.150	.157	3.80	4.00	
A1	.004	.010	0.10	0.25	E1	.228	.244	5.80	6.20	
b	.012	.020	0.31	0.51	е	.050	BSC	1.27	BSC	
С	.005	.010	0.13	0.25	L	.016	.050	0.40	1.27	
D	337	3/1/1	8 55	8 75						

NOTES:

- 1. All linear dimensions are in inches.
- 2. This drawing is subject to change without notice.
- 3. Dimension D body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006. inches (0.15 mm) each side.
- 4. Dimension E body width does not include interlead flash. Interlead flash shall not exceed .017 inch (0.43 mm) each side.
- 5. Reference JEDEC MS-012 variation AB.

FIGURE 1. Case outline.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/11621	
		REV C	PAGE 7	

Case outline		Х				
Device types	01, 02					
Terminal number	Terminal symbol	Terminal number	Terminal symbol			
1	10UT	8	3OUT			
2	1IN-	9	3IN-			
3	1IN+	10	3IN+			
4	Vcc+	11	Vcc-			
5	2IN+	12	4IN+			
6	2IN-	13	4IN-			
7	2OUT	14	4OUT			

FIGURE 2. <u>Terminal connections</u>.




FIGURE 3. Symbol diagram.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/11621
		REV C	PAGE 8




FIGURE 4. Schematic diagram.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/11621
		REV C	PAGE 9




FIGURE 5. <u>Unity gain amplifier</u>.




FIGURE 6. Gain of 10 inverting amplifier.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/11621
		REV C	PAGE 10

4. VERIFICATION

4.1 <u>Product assurance requirements</u>. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable.

5. PREPARATION FOR DELIVERY

- 5.1 <u>Packaging</u>. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturer's standard commercial practices for electrostatic discharge sensitive devices.
 - 6. NOTES
 - 6.1 ESDS. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum.
- 6.2 <u>Configuration control</u>. The data contained herein is based on the salient characteristics of the device manufacturer's data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided.
- 6.3 <u>Suggested source(s) of supply</u>. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item. DLA Land and Maritime maintains an online database of all current sources of supply at https://landandmaritimeapps.dla.mil/programs/smcr/.

Vendor iten administrati numbe	ve control	Device manufacturer CAGE code	Top side marking	Vendor part number
V62/1162	1-01XE	01295	TL074Q	TL074QDREP
V62/1162	1-02XE	01295	TL074M	TL074MDREP

1/ The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation.

CAGE code

Source of supply

01295

Texas Instruments, Incorporated Semiconductor Group 8505 Forest Lane P.O. Box 660199 Dallas, TX 75243

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/11621
		REV C	PAGE 11