	RE\	/ISION	IS																			
LTR						DE	ESCRI	PTION	1					D	DATE (	YR-M	D-DA)		AP	PROV	ED	
A	Upd - PH	ate bo IN	ilerpl	ate p	aragr	aphs t	to cur	rent V	ID de	scrip	tion re	quirer	nents.		22	-03-2	2	M	uham	mad A	A. Akb	ar
																		_				
CURRENT D HAS CHANG DLA LAND A COLUMBUS Prepared in ac	ESIG SED I AND I , OHI	GN AC NAME MARI IO 43	CTIVI STO TIME 218-	ITY C D: -3990 SME 1	CAGE ) Y14.2	<b>E CO</b> I	DE 1	6236										V	endor	Item	Draw	ing
Revision Status	s of S	heets			1				1	1			1	1	1	1						<b></b>
REV																						⊢
SHEET	^	_	٨	٨	^	^	^	^	•	^	•	^	^	^	^	^						–
SHEFT	A 1	A 2	А 3	4	А 5	А 6	A 7	А 8	A Q	A 10	A 11	A 12	A 13	A 14	A 15	A 16						$\vdash$
	•	-	<u> </u>						J		`` 						-					L
PMIC N/A			P	KEP/		D BY						DEF	ENSE	= SU	PPL	Y CE	:NTE	:R, C	OLL	ЛМВ	US	
					P	hu H.	Ngu	yen					COL	UMI	BUS	, OH	IO 4	3218	3-399	90		
Original date of drawing CHECKED BY			TITL	Е																		
					P	hu H.	Ngu	yen			MICF	ROC	IRCL	ЛТ, L	INE	AR, ´	1-Mb	ps C	UAE	)		
YY MM DD APPROVED BY			DIGI	TAL	ISOL	ATC	ORS,	MON	NOLI	THIC	C SIL	.ICO	N									
14-04	-07				Th	omas	5 M. F	less														
				<b>SI7</b>	-	CΔC	SE C	ODF		[	DWG											
					-	570	10	5221	6		2.110				\/¢'	2/1/	060	A				
				А			10	123			<b>B</b> : 6			<b>~</b> -	VO	<u> </u>	000	<b>U</b>				
				R	EV	А					PAG	iΕ	1	OF	16							

## 1. SCOPE

1.1 <u>Scope</u>. This drawing documents the general requirements of a high performance 1-Mbps quad digital isolators microcircuit, with an operating temperature range of -55°C to +125°C.

1.2 <u>Vendor Item Drawing Administrative Control Number</u>. The manufacturers PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation:



<u>acoignator</u>	Material
A B C D E Z	Hot solder dip Tin-lead plate Gold plate Palladium Gold flash palladium Other

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CA	GE CODE 16236	DWG NO. V62/10606
		REV	А	PAGE 2

Supply voltage, (Vcc, Vcc1, Vcc2)	-0.5 V to 6.0 V	2/
Voltage at IN, OUT, EN (V)	-0.5 V to 6.0 V	_
Output current, (Io)	±15 mA	
Electrostatic discharge, (ESD), All pins		
Human body Model (JEDEC Standard 22, Test Method A114C-01)	±4 kV	
Field Induced Charged Device (JEDEC Standard 22, Test method C101)	±1 kV	
Machine Model (ANSI/ESDS5.2-1996)	±200 V	
Maximum junction temperature	170°C	

### 1.4 Recommended operating conditions. 3/

Supply voltage range, (Vcc, Vcc1, Vcc2)	.3.15 V to 5.5	V 4/
Maximum high level output current, (I <sub>OH</sub> )	. 4 mA	_
Minimum low level output current, (IoL)	4 mA	
Minimum input pulse width, (tui)	. 1 µs	
Signaling rate (1/t <sub>ui</sub> )	. 0 to 1000 kbp	os
High level input voltage, (VIII) (IN) (EN on all devices)	. 2 V to VCC	
Low level input voltage, (VIL) (IN) (EN on all devices)	. 0 V to 0.8 V	
Maximum junction temperature	. 150°C	
Maximum external magnetic field-strength immunity		
per IEC 61000-4-8 and IEC 61000-4-9 certification (H)	. 1000 A/m	
Maximum device power dissipation	. 220 mW	5/

### 1.5 Thermal characteristics.

Parame	TYP	Units	
Junction to air $\theta_{JA}$	Low K thermal resistance <u>6</u> /	168	°C/W
	High K thermal resistance	96.1	
Junction to board thermal	61		
Junction to case thermal	48		

- 3/ Use of this product beyond the manufacturers design rules or stated parameters is done at the user's risk. The manufacturer and/or distributor maintain no responsibility or liability for product used beyond the stated limits.
- 4/ For the 5-V operation, V<sub>CC1</sub> or V<sub>CC2</sub> is specified from 4.5 V to 5.5 V. For the 3-V operation, V<sub>CC1</sub> or V<sub>CC2</sub> is specified from 3.15 V to 3.6 V.
- 5/ V<sub>CC1</sub> = V<sub>CC2</sub> = 5.5 V, T<sub>J</sub> = 150°C, C<sub>L</sub> = 15 pF, Input a 50% duty cycle square wave.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CA	GE CODE 16236	DWG NO. V62/10606
		REV	А	PAGE 3

<sup>&</sup>lt;u>1</u>/ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

<sup>2</sup>/ All voltage values are with respect to network ground terminal and are peak voltage values.

<sup>6/</sup> Tested in accordance with the Low-K or High-K thermal metric definition EIA/JESD51-3 for leaded surface mount packages.

## 2. APPLICABLE DOCUMENTS

## JEDEC – SOLID STATE TECHNOLOGY ASSOCIATION (JEDEC)

- JEP95 Registered and Standard Outlines for Semiconductor Devices
- JESD22 Qualification Testing for Plastic Encapsulated Solid State Devices Electro Static Discharge (ESD) protection.
- JESD51-3 Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages.

(Copies of these documents are available online at https://www.jedec.org ).

## AMERICAN NATIONAL STANDARDS INSTITUTE (ANSI) STANDARD

ANSI/ESDS5.2 - Electrostatic Discharge Sensitivity Testing - Machine Model (MM) -

(Copies of these documents are available online at https://www.ansi.org.

### 3. REQUIREMENTS

3.1 <u>Marking</u>. Parts shall be permanently and legibly marked with the manufacturer's part number as shown in 6.3 herein and as follows:

- A. Manufacturer's name, CAGE code, or logo
- B. Pin 1 identifier
- C. ESDS identification (optional)

3.2 <u>Unit container</u>. The unit container shall be marked with the manufacturer's part number and with items A and C (if applicable) above.

3.3 <u>Electrical characteristics</u>. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.

3.4 Design, construction, and physical dimension. The design, construction, and physical dimensions are as specified herein.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAC	GE CODE 16236	DWG NO. V62/10606
		REV	A	PAGE 4

### 3.5 Diagrams.

- 3.5.1 <u>Case outline</u>. The case outline shall be as shown in 1.2.2 and figure 1.
- 3.5.2 <u>Terminal connections</u>. The terminal connections shall be as shown in figure 2.
- 3.5.3 <u>Function diagram</u>. The function diagram shall be as shown in figure 3.
- 3.5.4 <u>Device I/O schematic</u>. The device I/O schematic shall be as shown in figure 4.
- 3.5.5 <u>Device function table</u>. The device function table shall be as shown in figure 5.
- 3.5.6 <u>Switching characteristic test circuit and voltage waveforms</u>. The switching characteristic test circuit and voltage waveforms shall be as shown in figure 6.
- 3.5.7 <u>Enable/Disenable propagation delay time test circuit and waveform</u>. The Enable/Disenable propagation delay time test circuit and waveform shall be as shown in figure 7.
- 3.5.8 <u>Failsafe delay time test circuit and voltage waveforms</u>. The failsafe delay time test circuit and voltage waveforms shall be as shown in figure 8.
- 3.5.9 <u>Common mode transient immunity test circuit and voltage waveforms</u>. The common mode transient immunity test circuit and voltage waveforms shall be as shown in figure 9.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CA	GE CODE 16236	DWG NO. V62/10606
		REV	А	PAGE 5

Test	Symbol	Test conditions		Limits		Unit			
		2/	Min	Тур	Тур Мах				
ELECTRI		ACTERISTIC: Vcc1 and Vcc2 at 5-V	3/ OPERAT	ION					
Supply current			-						
Quiescent	Icc1	$V_1 = V_{CC}$ or 0 V, All channels, no load,		6.5	11	mA			
1 Mbps		EN₁ at 3 V, EN₂ at 3 V							
Quiescent	I <sub>CC2</sub>	$V_1 = V_{CC}$ or 0 V, All channels, no load,		13	20	mA			
1 Mbps	-	EN1 at 3 V, EN2 at 3 V				1			
Electrical characteristics					1				
Sleep mode output current	IOFF	EN at 0 V, Single channel		0		μA			
High level output voltage	Vон	I <sub>OH</sub> = -4 mA, See FIGURE 6	V <sub>CC</sub> – 0.8			V			
		I <sub>OH</sub> = -20 μA, See FIGURE 6	V <sub>cc</sub> – 0.1			1			
Low level output voltage	Vol	I <sub>OL</sub> = 4 mA, See FIGURE 6			0.4				
		I <sub>OL</sub> = 20 μA, See FIGURE 6			0.1				
Input voltage hysteresis	VI(HYS)			150		mV			
High level input current	Іін	IN from 0 V to V <sub>CC</sub>			10	μA			
Low level input current	lı∟		-10						
Input capacitance to ground	Cı	IN at V <sub>CC</sub> , V <sub>I</sub> = 0.4 sin (4E6πt)		2		pF			
Common mode transient immunity	CMTI	$V_I = V_{CC}$ or 0 V, See FIGURE 9	25	50		kV/μs			
SWIT	CHING CH	RACTERISTIC: Vcc1 and Vcc2 at 5-V	OPERATION						
Propagation delay	t <sub>PLH</sub> , t <sub>PHL</sub>	See FIGURE 6	40		95	ns			
Pulse width distortion $ t_{PHL} - t_{PLH} $ <u>4</u> /	PWD				10				
Channel to channel output skew	t <sub>sk(o)</sub>				2				
Output signal rise time	tr	See FIGURE 6		2					
Output signal fall time	t <sub>f</sub>			2					
Propagation delay, high level to high impedance output	t <sub>PHZ</sub>			15	20				
Propagation delay, high impedance to high level output	t <sub>РZH</sub>	See FIGURE 7		15	20				
Propagation delay, low level to high impedance output	tPLZ			15	20				
Propagation delay, high impedance to low level output	t <sub>PZL</sub>			15	20				
Fail safe output delay time from	t <sub>fs</sub>	See FIGURE 8		12		μs			

See footnote at end of table.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/10606
		REV A	PAGE 6

TABLE I.	Electrical	performance characteristics - Continued.	1/

Test	Symbol	bol Test conditions		Limits		Unit
		<u>2/</u>	Min	Тур	Max	
ELECTRICAL	CHRACTI	ERISTIC: V <sub>CC1</sub> at 5 V, V <sub>CC2</sub> at 3.3-V	3/ OPERA	ΓΙΟΝ		
Supply current			_			
Quiescent	I <sub>CC1</sub>	$V_1 = V_{CC}$ or 0 V, All channels, no load,		6.5	11	mA
1 Mbps		EN₁ at 3 V, EN₂ at 3 V				
Quiescent	Icc2	$V_1 = V_{CC}$ or 0 V, All channels, no load,		8	13	mA
1 Mbps		EN₁ at 3 V, EN₂ at 3 V		8	13	
Electrical characteristics						
Sleep mode output current	IOFF	EN at 0 V, Single channel		0		μA
High level output voltage	Vон	$I_{OH}$ = -4 mA, See FIGURE 6 (5-V side)	$V_{CC} - 0.8$			V
		I <sub>OH</sub> = -20 µA, See FIGURE 6	Vcc - 0.1			
Low level output voltage	Vol	I <sub>OL</sub> = 4 mA, See FIGURE 6			0.4	
		$I_{OL}$ = 20 µA, See FIGURE 6			0.1	
Input voltage hysteresis	VI(HYS)			150		mV
High level input current	Іін	IN from 0 V to V <sub>CC</sub>			10	μA
Low level input current	I <sub>IL</sub>		-10			
Input capacitance to ground	Cı	IN at V <sub>CC</sub> , V <sub>I</sub> = 0.4 sin (4E6πt)		2		pF
Common mode transient immunity	CMTI	VI = V <sub>CC</sub> or 0 V, See FIGURE 9	25	50		kV/µs
SWITCHIN		TERISTIC: Vcc1 at 5 V, Vcc2 at 3.3-V O	PERATION			
Propagation delay	t <sub>PLH</sub> , t <sub>PHL</sub>	See FIGURE 6	40		100	ns
Pulse width distortion $ t_{PHL} - t_{PLH}  \underline{4}/$	PWD				11	
Channel to channel output skew	t <sub>sk(o)</sub>				3	
Output signal rise time	tr	See FIGURE 6		2		
Output signal fall time	t <sub>f</sub>			2		
Propagation delay, high level to high impedance output	t <sub>PHZ</sub>			15	20	
Propagation delay, high impedance to high level output	t <sub>РZH</sub>	See FIGURE 7		15	20	
Propagation delay, low level to high impedance output	t <sub>PLZ</sub>			15	20	
Propagation delay, high impedance to low level output	t <sub>PZL</sub>			15	20	
Fail safe output delay time from input power loss	t <sub>fs</sub>	See FIGURE 8		18		μs

See footnote at end of table.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/10606	
		REV A	PAGE 7	

The second and a second and a second a
---

Test	Symbol Test conditions			Limits		Unit
		2/		Тур	Max	
ELECTRICA	L CHRACT	ERISTIC: Vcc1 at 3.3 V, Vcc2 at 5-V 3/	OPERATION			
Supply current						
Quiescent	Icc1	VI = V <sub>CC</sub> or 0 V, All channels, no load,		4	7	mA
1 Mbps		EN₁ at 3 V, EN₂ at 3 V		4	7	
Quiescent	I <sub>CC2</sub>	$V_I = V_{CC}$ or 0 V, All channels, no load,		13	20	mA
1 Mbps		EN₁ at 3 V, EN₂ at 3 V		13	20	
Electrical characteristics						
Sleep mode output current	IOFF	EN at 0 V, Single channel		0		μA
High level output voltage	V <sub>OH</sub>	I <sub>OH</sub> = -4 mA, See FIGURE 6 (5-V side)	$V_{CC} - 0.8$			V
		Iон = -20 µA, See FIGURE 6	Vcc - 0.1			
Low level output voltage	Vol	lo∟ = 4 mA, See FIGURE 6			0.4	
		lo∟ = 20 μA, See FIGURE 6			0.1	
Input voltage hysteresis	V <sub>I(HYS)</sub>			150		mV
High level input current	Ін	IN from 0 V to V <sub>CC</sub>			10	μA
Low level input current	١ <sub>IL</sub>		-10			
Input capacitance to ground	Cı	IN at V <sub>CC</sub> , V <sub>I</sub> = 0.4 sin (4Ε6πt)		2		рF
Common mode transient immunity	CMTI	V <sub>I</sub> = V <sub>CC</sub> or 0 V, See FIGURE 9	25	50		kV/µs
SWITCHIN	G CHRACT	TERISTIC: Vcc1 at 3.3 V, Vcc2 at 5-V O	PERATION			
Propagation delay	t <sub>PLH</sub> , t <sub>PHL</sub>	See FIGURE 6	40		100	ns
Pulse width distortion  t <sub>PHL</sub> – t <sub>PLH</sub>   4/	PWD	7			11	
Channel to channel output skew	t <sub>sk(o)</sub>				2.5	
Output signal rise time	tr	See FIGURE 6		2		
Output signal fall time	t <sub>f</sub>	7		2		
Propagation delay, high level to high impedance output	tрнz			15	20	
Propagation delay, high impedance to high level output	t <sub>РZH</sub>	See FIGURE 7		15	20	
Propagation delay, low level to high impedance output	t <sub>PLZ</sub>			15	20	
Propagation delay, high impedance to low level output	t <sub>PZL</sub>			15	20	
Fail safe output delay time from input power loss	t <sub>fs</sub>	See FIGURE 8		12		μs

See footnote at end of table.

DLA LAND AND MARITIME	SIZE	CAGE CODE	DWG NO.	
	A	16236	V62/10606	
COLUMBUS, OHIO		REV A	PAGE 8	

TABLE I. Electrical performance	e characteristics - Continued.	1/
---------------------------------	--------------------------------	----

Test	Test Symbol Test conditions		Limits			Unit
		<u>2/</u>	Min	Тур	Max	-
ELECTF	RICAL CHR	ACTERISTIC: Vcc1 and Vcc2 at 3.3-V 3	/ OPERATIO	N		
Supply current		_				
Quiescent	I <sub>CC1</sub>	$V_1 = V_{CC}$ or 0 V, All channels, no load,		4	7	mA
1 Mbps		EN₁ at 3 V, EN₂ at 3 V		4	7	
Quiescent	Icc2	$V_{I} = V_{CC}$ or 0 V, All channels, no load,		8	13	mA
1 Mbps		EN₁ at 3 V, EN₂ at 3 V		8	13	
Electrical characteristics						
Sleep mode output current	IOFF	EN at 0 V, Single channel		0		μA
High level output voltage	Vон	I <sub>OH</sub> = -4 mA, See FIGURE 6	Vcc - 0.4			V
		I <sub>OH</sub> = -20 µA, See FIGURE 6	Vcc - 0.1			
Low level output voltage	Vol	I <sub>OL</sub> = 4 mA, See FIGURE 6			0.4	
		I <sub>OL</sub> = 20 μA, See FIGURE 6			0.1	
Input voltage hysteresis	VI(HYS)			150		mV
High level input current	Ін	IN from 0 V to Vcc			10	μA
Low level input current	IIL		-10			
Input capacitance to ground	Cı	IN at V <sub>CC</sub> , V <sub>I</sub> = 0.4 sin (4E6πt)		2		pF
Common mode transient immunity	CMTI	$V_1 = V_{CC}$ or 0 V, See FIGURE 9	25	50		kV/µs
SWITC	HING CHR	ACTERISTIC: Vcc1 and Vcc2 at 3.3-V	OPERATION			
Propagation delay	t <sub>PLH</sub> , t <sub>PHL</sub>	See FIGURE 6	45		110	ns
Pulse width distortion  tphl – tplh  4/	PWD				12	
Channel to channel output skew	t <sub>sk(o)</sub>				3.5	1
Output signal rise time	tr	See FIGURE 6		2		1
Output signal fall time	t <sub>f</sub>			2		
Propagation delay, high level to high impedance output	tрнz	See FIGURE 7		15	20	
Propagation delay, high impedance to high level output	t <sub>РZH</sub>			15	20	1
Propagation delay, low level to high impedance output	t <sub>PLZ</sub>			15	20	1
Propagation delay, high impedance to low level output	t <sub>PZL</sub>			15	20	
Fail safe output delay time from input power loss	t <sub>fs</sub>	See FIGURE 8		18		μs

- <u>1</u>/ Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design.
- 2/ Over recommended operating conditions (unless otherwise noted).

 $\frac{3}{2}$  For the 5-V operation, V<sub>CC1</sub> or V<sub>CC2</sub> is specified from 4.5 V to 5.5 V. For the 3-V operation, V<sub>CC1</sub> or V<sub>CC2</sub> is specified from 3.15 V to 3.6 V.

4/ Also referred to as pulse skew.

5/ tsk(o) is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.

DLA LAND AND MARITIME	SIZE	CAGE CODE		DWG NO.	
	A	16236		V62/10606	
COLUMBUS, OHIO		REV	А	PAGE 9	



Dimensions									
Symbol	Inch	es	Millim	eters	Symbol	Inch	es	Millim	eters
	Min	Max	Min	Max		Min	Max	Min	Max
Α		.104		2.65	Е	.291	.299	7.40	7.60
A1	.004	.012	0.10	0.30	E1	.393	.419	9.97	10.63
b	.012	.020	0.31	0.51	е	.050	BSC	1.27	BSC
С	.008	.013	0.20	0.33	L	.016	.050	0.40	1.27
D	.398	.413	10.10	10.50					

- 1. All linear dimensions are in inches (millimeters).
- 2. This drawing is subject to change without notice.
- 3. Body dimensions do not include mold flash or protrusion not to exceed .006 (0.15)
- 4. Falls within JEDEC MO-13 variation AA.

FIGURE 1. Case outline.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	E CAGE CODE 16236		DWG NO. V62/10606	
		REV	А	PAGE 10	

Terminal number	Terminal symbol	Terminal number	Terminal symbol
1	VCC1	16	VCC2
2	GND1	15	GND2
3	INA	14	OUTA
4	IN <sub>B</sub>	13	OUT <sub>B</sub>
5	INc	12	OUTc
6	OUT₀	11	IND
7	EN1	10	EN <sub>2</sub>
8	GND1	9	GND2

FIGURE 2. Terminal connections.





DLA LAND AND MARITIME	SIZE	CAGE CODE	DWG NO.
	A	16236	V62/10606
COLUMBUS, OHIO		REV A	PAGE 11



FIGURE 4. Device I/O schematics.

INPUT Vcc	OUTPUT Vcc	INPUT (IN)	OUTPUT ENABLE (EN)	OUTPUT (OUT)
		Н	H or Open	Н
PU	PU	L	H or Open	L
		Х	L	Z
		Open	H or Open	Н
PD	PU	Х	H or Open	Н
PD	PU	Х	L	Z

PU = Powered Up

PD = Powered Down

X = Irrelevant

L = Low level

FIGURE 5. Device function table

H = High level

DLA LAND AND MARITIME	SIZE	CAGE CODE		DWG NO.
	A	16236		V62/10606
COLUMBUS, OHIO		REV	A	PAGE 12



- 1. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  50 kHz, 50% duty cycle, t<sub>r</sub>  $\leq$  3 ns, t<sub>f</sub>  $\leq$  3 ns, Z<sub>0</sub> = 50  $\Omega$ .
- 2.  $C_L = 15 \text{ pF}$  and includes instrumentation and fixture capacitance within ±20%.

FIGURE 6. Switching characteristic test circuit and voltage waveforms.

DLA LAND AND MARITIME	SIZE	CAGE CODE		DWG NO.
	A	16236		V62/10606
COLUMBUS, OHIO		REV	A	PAGE 13





- 1. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  50 kHz, 50% duty cycle, t<sub>r</sub>  $\leq$  3 ns, t<sub>f</sub>  $\leq$  3 ns, Z<sub>0</sub> = 50 Ω.
- 2.  $C_L = 15 \text{ pF}$  and includes instrumentation and fixture capacitance within ±20%.

FIGURE 7. Enable/Disenable propagation delay time test circuit and waveform.

DLA LAND AND MARITIME	SIZE	CAGE CODE		DWG NO.
	A	16236		V62/10606
COLUMBUS, OHIO		REV	А	PAGE 14



- 1.  $C_L = 15 \text{ pF}$  and includes instrumentation and fixture capacitance within  $\pm 20\%$ .
- 2. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  50 kHz, 50% duty cycle, t<sub>r</sub>  $\leq$  3 ns, t<sub>f</sub>  $\leq$  3 ns, Z<sub>0</sub> = 50 Ω.





#### NOTES:

- 1.  $C_L = 15 \text{ pF}$  and includes instrumentation and fixture capacitance within  $\pm 20\%$ .
- 2. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  50 kHz, 50% duty cycle, t<sub>r</sub>  $\leq$  3 ns, t<sub>f</sub>  $\leq$  3 ns, Z<sub>0</sub> = 50 Ω.

FIGURE 9. Common mode transient immunity test circuit and voltage waveforms.

DLA LAND AND MARITIME	SIZE	CAGE CODE	DWG NO.
	A	16236	V62/10606
COLUMBUS, OHIO		REV A	PAGE 15

## 4. VERIFICATION

4.1 <u>Product assurance requirements</u>. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable.

## 5. PREPARATION FOR DELIVERY

5.1 <u>Packaging</u>. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturer's standard commercial practices for electrostatic discharge sensitive devices.

6. NOTES

6.1 <u>ESDS</u>. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum.

6.2 <u>Configuration control</u>. The data contained herein is based on the salient characteristics of the device manufacturer's data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided.

6.3 <u>Suggested source(s) of supply</u>. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item. DLA Land and Maritime maintains an online database of all current sources of supply at <u>https://landandmaritimeapps.dla.mil/programs/smcr/</u>.

Vendor item drawing administrative control number <u>1</u> /	Device manufacturer CAGE code	Vendor part number	Top side Marking
V62/10606-01XE	01295	ISO7241AMDWREP	ISO7241AM

1/ The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation.

CAGE code

Source of supply

01295

Texas Instruments, Inc. Semiconductor Group 8505 Forest Lane P.O. Box 660199 Dallas, TX 75243

DLA LAND AND MARITIME	SIZE A	CA	GE CODE 16236	DWG NO. V62/10606
COLUMBUS, OHIO		REV	А	PAGE 16