

REVISIONS

LTR	DESCRIPTION	DATE (YR-MO-DA)	APPROVED
A	Make change to figure 2 terminal connections, pin 7 RE description. Update document paragraphs to current requirements. - ro	18-04-03	C. SAFFLE
B	Update document to current requirements. - ro	23-08-03	J. ESCHMEYER



**CURRENT DESIGN ACTIVITY CAGE CODE 16236
HAS CHANGED NAMES TO:
DLA LAND AND MARITIME
COLUMBUS, OHIO 43216-3990**

Prepared in accordance with ASME Y14.24

Vendor Item Drawing

Revision Status of Sheets


REV																						
SHEET																						
REV	B	B	B	B	B	B	B	B	B	B	B	B	B	B								
SHEET	1	2	3	4	5	6	7	8	9	10	11	12	13	14								

PMIC N/A Original date of drawing YY-MM-DD 10-03-18	PREPARED BY RICK OFFICER		DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		
	CHECKED BY RAJESH PITHADIA		TITLE MICROCIRCUIT, LINEAR, 16 Mbps, FAIL SAFE, LOW POWER, RS-485 / RS-422 RECEIVER, MONOLITHIC SILICON		
	APPROVED BY CHARLES F. SAFFLE				
	SIZE A	CAGE CODE 16236		DWG NO. V62/10601	
	REV	B		PAGE 1 OF 14	

1. SCOPE

1.1 Scope. This drawing documents the general requirements of a high performance 16 Mbps, fail safe, low power, RS-485 / RS-422 receiver microcircuit, with an operating temperature range of -55°C to +125°C.

1.2 Vendor Item Drawing Administrative Control Number. The manufacturer's PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation:



1.2.1 Device type(s).

<u>Device type</u>	<u>Generic</u>	<u>Circuit function</u>
01	ISL3282	16 Mbps, fail safe, low power, RS-485 / RS-422 receiver

1.2.2 Case outline. The case outline are as specified herein.

<u>Outline letter</u>	<u>Number of pins</u>	<u>JEDEC PUB 95</u>	<u>Package style</u>
X	8	See figure 1	Thin dual flat leadless plastic package

1.2.3 Lead finishes. The lead finishes are as specified below or other lead finishes as provided by the device manufacturer:

<u>Finish designator</u>	<u>Material</u>
A	Hot solder dip
B	Tin-lead plate
C	Gold plate
D	Palladium
E	Gold flash palladium
F	Tin-lead alloy (BGA/CGA)
Z	Other

DEFENSE ELECTRONICS SUPPLY CENTER COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/10601
		REV B	PAGE 2

1.3 Absolute maximum ratings. 1/

Supply voltage (VCC) to GND	-0.3 V to 7 V
Logic supply (VL) to GND	-0.3 V to (VCC + 0.3 V)
Input voltages:	
Receiver output enable (\overline{RE})	-0.3 V to 7 V
Input/output voltages:	
Receiver inputs (A, B)	-8 V to +13 V
Receiver output (RO)	-0.3 V to (VL +0.3 V)
Short circuit duration:	
Receiver output (RO)	Indefinite
Maximum junction temperature (TJ)	+150°C
Maximum storage temperature range	-65°C to +150°C
Power dissipation (PD) with output shorted	467.5 mW
Thermal resistance, junction to case (θ_{JC})	8°C/W 2/
Thermal resistance, junction to ambient (θ_{JA})	65°C/W 3/

1.4 Recommended operating conditions. 4/

Supply voltage range (VCC)	3.0 V to 5.5 V
Operating free-air temperature range (TA)	-55°C to +125°C

-
- 1/ Stresses beyond those listed under “absolute maximum rating” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- 2/ For θ_{JC} , the “case temperature” location is the center of the exposed metal pad on the package underside.
- 3/ θ_{JA} is measured in free air with the component mounted on a high effective thermal conductivity test board with “direct attach” features. See manufacturer’s tech brief TB379.
- 4/ Use of this product beyond the manufacturers design rules or stated parameters is done at the user’s risk. The manufacturer and/or distributor maintain no responsibility or liability for product used beyond the stated limits.

DEFENSE ELECTRONICS SUPPLY CENTER COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/10601
		REV B	PAGE 3

2. APPLICABLE DOCUMENTS

JEDEC Solid State Technology Association

JEDEC PUB 95 – Registered and Standard Outlines for Semiconductor Devices

(Copies of these documents are available online at <https://www.jedec.org>.)

International Electrotechnical Commission

IEC 61000-4-2 – Electromagnetic Compatibility (EMC) - Part 4-2:
Testing and measurement techniques - Electrostatic discharge immunity test

(Copies of these documents are available from <https://www.iec.org>.)

3. REQUIREMENTS

3.1 Marking. Parts shall be permanently and legibly marked with the manufacturer’s part number as shown in 6.3 herein and as follows:

- A. Manufacturer’s name, CAGE code, or logo
- B. Pin 1 identifier
- C. ESDS identification (optional)

3.2 Unit container. The unit container shall be marked with the manufacturer’s part number and with items A and C (if applicable) above.

3.3 Electrical characteristics. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.

3.4 Design, construction, and physical dimension. The design, construction, and physical dimensions are as specified herein.

3.5 Diagrams.

3.5.1 Case outline. The case outline shall be as shown in 1.2.2 and figure 1.

3.5.2 Terminal connections. The terminal connections shall be as shown in figure 2.

3.5.3 Truth table. The truth table shall be as shown in figure 3.

3.5.4 Data rate table. The data rate table shall be as shown in figure 4.

3.5.5 Timing waveforms and test circuits. The timing waveforms and test circuit shall be as shown in figures 5 and 6.

DEFENSE ELECTRONICS SUPPLY CENTER COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/10601
		REV B	PAGE 4

TABLE I. Electrical performance characteristics. 1/

Test	Symbol	Conditions 2/ VCC = 3.0 V to 5.5 V, VL = VCC, unless otherwise specified	Temperature, TA	Device type	Limits 3/		Unit
					Min	Max	
DC characteristics section							
Input high voltage 4/ \overline{RE}	VIH1	VL = VCC, VCC ≤ 3.6 V	-55°C to +125°C	01	2		V
	VIH2	VL = VCC, VCC ≤ 5.5 V			2.4		
	VIH3	2.7 V ≤ VL < 3.0 V			1.7		
	VIH4	2.3 V ≤ VL < 2.7 V			1.6		
	VIH5	1.6 V ≤ VL < 2.3 V			0.72 * VL		
	VIH6	1.35 V ≤ VL < 1.6 V 5/	+25°C	0.5 * VL typical			
Input low voltage 4/ \overline{RE}	VIL1	VL = VCC	-55°C to +125°C	01		0.7	V
	VIL2	VL ≥ 2.7 V				0.7	
	VIL3	2.3 V ≤ VL < 2.7 V				0.6	
	VIL4	1.6 V ≤ VL < 2.3 V				0.25 * VL	
	VIL5	1.35 V ≤ VL < 1.6 V 5/	+25°C	0.33 * VL typical			
Logic input current	IIN1	\overline{RE} = 0 V or VCC	-55°C to +125°C	01	-15	15	μA
Input current (A, B)	IIN2	VIN = 12 V, VCC = 0 V, 3.6 V, or 5.5 V,	-55°C to +125°C	01		125	μA
		VIN = -7 V, VCC = 0 V, 3.6 V, or 5.5 V,			-100		
Receiver differential threshold voltage	VTH	-7 V ≤ VCM ≤ 12 V	-55°C to +125°C	01	-200	-50	mV
Receiver input hysteresis	ΔVTH	VCM = 0 V 5/	+25°C	01	15 typical		mV

See footnotes at end of table.

DEFENSE ELECTRONICS SUPPLY CENTER COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/10601
		REV B	PAGE 5

TABLE I. Electrical performance characteristics – Continued. 1/

Test	Symbol	Conditions <u>2/</u> VCC = 3.0 V to 5.5 V, VL = VCC, unless otherwise specified	Temperature, TA	Device type	Limits <u>3/</u>		Unit
					Min	Max	
DC characteristics section - continued.							
Receiver input resistance	RIN	$-7\text{ V} \leq V_{CM} \leq 12\text{ V}$ <u>5/</u>	-55°C to +125°C	01	150 typical		kΩ
Receiver short circuit current	IOSR	$0\text{ V} \leq V_O \leq V_{CC}$	-55°C to +125°C	01	±7	±85	mA
Receiver output high voltage	VOH1	$I_O = -3.5\text{ mA}$, $V_{ID} = -50\text{ mV}$, $V_L = V_{CC}$	-55°C to +125°C	01	$V_{CC} - 0.4$		V
	VOH2	$I_O = -1\text{ mA}$, $V_L \geq 1.6\text{ V}$			$V_L - 0.4$		
	VOH3	$I_O = -500\text{ }\mu\text{A}$, $V_L = 1.5\text{ V}$			1.2		
	VOH4	$I_O = -150\text{ }\mu\text{A}$, $V_L = 1.35\text{ V}$			1.15		
	VOH5	$I_O = -100\text{ }\mu\text{A}$, $V_L \geq 1.35\text{ V}$			$V_L - 0.1$		
Receiver output low voltage	VOL1	$I_O = 4\text{ mA}$, $V_{ID} = -200\text{ mV}$, $V_L \geq 2.2\text{ V}$	-55°C to +125°C	01		0.4	V
	VOL2	$I_O = 2\text{ mA}$, $V_L \geq 1.5\text{ V}$				0.4	
	VOL3	$I_O = 1\text{ mA}$, $V_L \geq 1.35\text{ V}$				0.4	
	VOL4	$I_O = 500\text{ }\mu\text{A}$, $V_L \geq 1.35\text{ V}$ <u>5/</u>	+25°C		0.1 typical		
Three state <u>4/</u> (high impedance) receiver output current	IOZR	$0\text{ V} \leq V_O \leq V_{CC}$	-55°C to +125°C	01	-1	1	μA
Supply current section							
No load supply current	ICC	$\overline{RE} = V_{CC} / 0\text{ V}$	-55°C to +125°C	01		500	μA
Shutdown supply current	ISHDN	$\overline{RE} = 0\text{ V} / V_{CC}$	-55°C to +125°C	01		20	μA

See footnotes at end of table.

DEFENSE ELECTRONICS SUPPLY CENTER COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/10601
		REV B	PAGE 6

TABLE I. Electrical performance characteristics – Continued. 1/

Test	Symbol	Conditions <u>2/</u> VCC = 3.0 V to 5.5 V, VL = VCC, unless otherwise specified	Temperature, TA	Device type	Limits <u>3/</u>		Unit
					Min	Max	
ESD performance section							
RS-485 pins (A, B)		IEC61000-4-2, <u>5/</u> air gap discharge method	+25°C	01	±16.5 typical		kV
		IEC61000-4-2, <u>5/</u> contact discharge method			±9 typical		
		Human body model (HBM), <u>5/</u> from bus pins to GND			±16.5 typical		
All pins		HBM, per MIL-STD-883 method 3015 <u>5/</u>	+25°C	01	±5 typical		kV
		Machine model (MM) <u>5/</u>			±250 typical		V
Receiver switching characteristics section							
Maximum data rate	fMAX	VID = ±2 V, VCM = 0 V, see figures 4 and 5	-55°C to +125°C	01	16		Mbps
Receiver input to output delay	tPLH,	VID = ±2 V, VCM = 0 V, see figure 5	-55°C to +125°C	01	20	60	ns
	tPHL	VL ≥ 1.5 V, see figure 5 <u>5/</u>	+25°C		44 typical		
Receiver skew tPLH - tPHL	tSK1	VCC = 3.3 V ±10%, see figure 5, VL = VCC	-55°C to +125°C	01		5.5	ns
	tSK2	VCC = 5 V ±10%, see figure 5, VL = VCC				7.5	
	tSK3	VL ≥ 1.8 V, see figure 5 <u>5/</u>	+25°C		2 typical		
	tSK4	VL = 1.5 V, see figure 5 <u>5/</u>			4 typical		
Receiver enable to output high	tZH	RL = 1 kΩ, CL = 15 pF, SW = GND, see figure 6	-55°C to +125°C	01		500	ns
		RL = 1 kΩ, CL = 15 pF, VCC = 3.3 V, VL ≥ 1.5 V, SW = GND, see figure 6	+25°C		250 typical		
		RL = 1 kΩ, CL = 15 pF, VCC = 5 V, VL ≥ 1.5 V, SW = GND, see figure 6	+25°C		120 typical		

See footnotes at end of table.

DEFENSE ELECTRONICS SUPPLY CENTER COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/10601
		REV B	PAGE 7

TABLE I. Electrical performance characteristics – Continued. 1/

Test	Symbol	Conditions <u>2/</u> VCC = 3.0 V to 5.5 V, VL = VCC, unless otherwise specified	Temperature, TA	Device type	Limits <u>3/</u>		Unit
					Min	Max	
Receiver switching characteristics section - continued.							
Receiver enable to output low	tZL	RL = 1 kΩ, CL = 15 pF, SW = VCC, see figure 6	-55°C to +125°C	01		500	ns
		RL = 1 kΩ, CL = 15 pF, VCC = 3.3 V, VL ≥ 1.5 V, SW = VCC, see figure 6	+25°C		250 typical		
		RL = 1 kΩ, CL = 15 pF, VCC = 5 V, VL ≥ 1.5 V, SW = VCC, see figure 6	+25°C		120 typical		
Receiver disable from output high	tHZ	RL = 1 kΩ, CL = 15 pF, SW = GND, see figure 6	-55°C to +125°C	01		20	ns
		RL = 1 kΩ, CL = 15 pF, VCC = 3.3 V, VL ≥ 1.5 V, SW = GND, see figure 6	+25°C		24 typical		
		RL = 1 kΩ, CL = 15 pF, VCC = 5 V, VL ≥ 1.5 V, SW = GND, see figure 6	+25°C		20 typical		
Receiver disable from output low	tLZ	RL = 1 kΩ, CL = 15 pF, SW = VCC, see figure 6	-55°C to +125°C	01		20	ns
		RL = 1 kΩ, CL = 15 pF, VCC = 3.3 V, VL ≥ 1.5 V, SW = VCC, see figure 6	+25°C		24 typical		
		RL = 1 kΩ, CL = 15 pF, VCC = 5 V, VL ≥ 1.5 V, SW = VCC, see figure 6	+25°C		20 typical		

1/ Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design.

2/ All currents into device pins are positive; all currents out of device pins are negative. All voltages are referred to device ground unless otherwise specified.

3/ Parts are 100% tested at +25°C. Over temperature limits established by characterization and are not production tested.

4/ If the RX enable function isn't needed, connect the enable pin to the appropriate supply, as described in figure 2.

5/ Parameters with a single typical entry apply to VCC = 3.3 V and 5.5 V.

DEFENSE ELECTRONICS SUPPLY CENTER COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/10601
		REV B	PAGE 8

Case X




FIGURE 1. Case outline.

DEFENSE ELECTRONICS SUPPLY CENTER COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/10601
		REV B	PAGE 9

Case X

Symbol	Dimensions				Notes
	Inches		Millimeters		
	Min	Max	Min	Max	
A	.027	.031	0.70	0.80	---
A1	---	.002	---	0.05	---
A2	.007	REF	0.20	REF	---
b	.007	.012	0.20	0.32	3, 6
D	.078	BSC	2.00	BSC	---
D1	.059	.068	1.50	1.75	5, 6
E	.118	BSC	3.00	BSC	---
E1	.064	.074	1.65	1.90	5, 6
e	.019	BSC	0.50	BSC	---
k	.007	---	0.20	---	---
L	.011	.019	0.30	0.50	6
N	8		8		---

NOTES:

1. Controlling dimensions are millimeter, inch dimensions are given for reference only.
2. Dimensioning and tolerancing conform to ASME Y14.5-1994.
3. Dimension b applies to the metalized terminal and is measured between 0.25 mm (.009 inch) and 0.30 mm (.011 inch) from the terminal tip.
4. The configuration of the number one pin identifier is optional, but must be located within the zone indicated. The number one pin identifier may be either a mold or mark feature.
5. Dimensions D2 and E2 are for the exposed pads which provide improved electrical and thermal performance.
6. Nominal dimensions are provided to assist with the printed circuit board land pattern design efforts, see manufacturer's technical brief TB389.

FIGURE 1. Case outline - continued.

DEFENSE ELECTRONICS SUPPLY CENTER COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/10601
		REV B	PAGE 10

Device type	01	
Case outline	X	
Terminal number	Terminal symbol	Function
1	RO	Receiver output: If $A - B \geq -50$ mV, RO is high; If $A - B \leq -200$ mV, RO is low; RO = high if A and B are unconnected (floating) or shorted.
2	GND	Ground connection. This is also the potential of the package thermal pad.
3	NC	No connection.
4	VCC	System power supply input (3.0 V to 5.5 V). In reference to the VL pin, power up VCC first.
5	A	± 16.5 V IEC61000 ESD protected RS-485, RS-422 level, non-inverting receiver input.
6	VL	Logic level supply which sets the V_{IL} / V_{IH} levels for the \overline{RE} pin and sets the V_{OH} level of the RO output. Power up this supply after VCC and keep $V_L \leq V_{CC}$.
7	\overline{RE}	Receiver output enable. RO is enabled when \overline{RE} is low; RO is high impedance when \overline{RE} is high. If the Rx enable function isn't used, connect \overline{RE} directly to GND. Resistor to VCC. \overline{RE} is internally pulled high.
8	B	± 16.5 V IEC61000 ESD protected RS-485, RS-422 level, inverting receiver input.

FIGURE 2. Terminal connections.

DEFENSE ELECTRONICS SUPPLY CENTER COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/10601
		REV B	PAGE 11

Receiver		
Inputs		Output
\overline{RE}	A - B	RO
0	$\geq -0.05\text{ V}$	1
0	$\leq -0.2\text{ V}$	0
0	Inputs open / shorted	1
1	X	High Z (Shutdown mode)

FIGURE 3. Truth table.

V_L (Volts)	V_{IH} (Volts)	V_{IL} (Volts)	Data rate (Mbps)
1.35	0.55	0.5	11
1.6	0.7	0.6	16
1.8	0.8	0.7	23
2.3	1	0.9	27
2.7	1.1	1	30
3.3	1.3	1.2	30
5.5	2	1.8	24

V_{IH} , V_{IL} , and data rate versus V_L for $V_{CC} = 3.3\text{ V}$ or 5.5 V

FIGURE 4. Data rate table.

DEFENSE ELECTRONICS SUPPLY CENTER COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/10601
		REV B	PAGE 12




FIGURE 5. Receiver propagation delay and data rate.




FIGURE 6. Receiver enable and disable times.

DEFENSE ELECTRONICS SUPPLY CENTER COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/10601
		REV B	PAGE 13

4. VERIFICATION

4.1 Product assurance requirements. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable.

5. PREPARATION FOR DELIVERY

5.1 Packaging. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturer's standard commercial practices for electrostatic discharge sensitive devices.

6. NOTES

6.1 ESDS. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum.

6.2 Configuration control. The data contained herein is based on the salient characteristics of the device manufacturer's data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided.

6.3 Suggested source(s) of supply. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item. DLA Land and Maritime maintains an online database of all current sources of supply at <https://landandmaritimeapps.dla.mil/programs/smcr/>.

Vendor item drawing administrative control number <u>1/</u>	Device manufacturer CAGE code	Top side marking	Vendor part number <u>2/</u>
V62/10601-01XB	34371	282	ISL3282EMRTEP-T/-TK

1/ The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation.

2/ Add suffix -T for 6 thousand pieces per reel. Add suffix -TK for 1 thousand pieces per reel.

CAGE code

34371

Source of supply

Renesas Electronics America, Inc.
1650 Robert J. Conlan Blvd. NE
Palm Bay, FL 32905-3406

DEFENSE ELECTRONICS SUPPLY CENTER COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/10601
		REV B	PAGE 14