	REVISIONS								
LTR	DESCRIPTION	DATE	APPROVED						
А	Add device type 02 and case outline Y ro	10-01-07	C. SAFFLE						
В	Make changes to the Temperature sensor reading, coefficient parameter as specified under Table I. Make correction to note 1 for case Y as specified under figure 1. Update document paragraphs to current requirements ro	16-07-07	C. SAFFLE						
С	Update document paragraphs to current requirements ro	22-01-13	J. ESCHMEYER						



CURRENT DESIGN ACTIVITY CAGE CODE 16236 HAS CHANGED NAMES TO: DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990

Prepared in accordance with ASME Y14.24 Vendor item drawing REV PAGE REV С С С С С PAGE 18 19 20 21 22 REV С С С С С С С С С С С С С С С С С **REV STATUS OF PAGES** PAGE 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 PREPARED BY **DEFENSE SUPPLY CENTER COLUMBUS** PMIC N/A **RICK OFFICER** COLUMBUS, OHIO 43218-3990 https://www.dla.mil/landandmaritime Original date of drawing CHECKED BY TITLE YY-MM-DD **RAJESH PITHADIA** MICROCIRCUIT, DIGITAL-LINEAR, 16 CHANNEL, 09-05-12 APPROVED BY 24 BIT ANALOG TO DIGITAL CONVERTER, JOSEPH D. RODENBECK MONOLITHIC SILICON SIZE CODE IDENT. NO. DWG NO. V62/09626 16236 Α С REV **PAGE** 1 **OF** 22

## 1. SCOPE

1.1 <u>Scope</u>. This drawing documents the general requirements of a high performance16 channel, 24 bit analog to digital converter (ADC) microcircuit, with an operating temperature range of -55°C to +125°C for device type 01 and -40°C to +105°C for device type 02.

1.2 <u>Vendor Item Drawing Administrative Control Number</u>. The manufacturer's PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation:

	<u>V62/09626</u>	-	<u>01</u>	Ť	투	
	Drawing number	Ī	Device type (See 1.2.1)	Case outline (See 1.2.2)	Lead finish (See 1.2.3)	
1.2.1	Device type(s).					
	Device type	Generic	Temperature rang	<u>je</u>	Circuit function	
	01 02	ADS1258M-EP ADS1258IP-EP	-55°C to +125°C -40°C to +105°C	16 ch 16 ch	nannel, 24 bit analog to digital con nannel, 24 bit analog to digital con	verter verter
1.2.2	Case outline(s). The	e case outline(s) are a	as specified herein.			
	Outline letter	Number of pin	IS JEDEC PL	J <u>B 95</u>	Package style	

х	48	See figure 1	Plastic square leadless chip carrier with
Y	48	MS-026	Plastic quad flat pack with thermal pad

1.2.3 Lead finishes. The lead finishes are as specified below or other lead finishes as provided by the device manufacture:

Finish designator	Material
A	Hot solder dip
B	Tin-lead plate
C	Gold plate
D	Palladium
E	Gold flash palladium
F	Tin-lead alloy (BGA/CGA)
Z	Other

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.	
COLUMBUS, OHIO	A	16236	<b>V62/09626</b>	
		REV C	PAGE 2	

### 1.3 Absolute maximum ratings. 1/

Positive analog power supply (AV_DD) to negative analog power supply (AV_SS)	0.3 V to 5.5 V
AV <sub>SS</sub> to digital ground (DGND)	2.8 V to 0.3 V
Digital power supply (DV <sub>DD</sub> ) to DGND Input current, momentary	0.3 V to 5.5 V 100 mA
Input current, continuous	
	AVSS – 0.3 V to AVDD + 0.3 V
Digital input voltage to DGND	0.3 V to DV <sub>DD</sub> + 0.3 V
Maximum junction temperature (T <sub>J</sub> )	+150°C
Storage temperature range	60°C to +150°C
Thermal resistance, junction to case $(\theta_{JC})$	20°C/W
Thermal resistance, junction to ambient ( $\theta_{JA}$ ) :	
High K	33°C/W <u>2</u> /
Low K	75°C/W <u>3</u> /

### 1.4 Recommended operating conditions. 4/

AV <sub>DD</sub>	+2.5 V
AVss	-2.5 V
DV <sub>DD</sub>	+3.3 V
Operating temperature range (T <sub>A</sub> )	-55°C to +125°C

<sup>&</sup>lt;u>2</u>/ <u>3</u>/ <u>4</u>/ Use of this product beyond the manufacturers design rules or stated parameters is done at the user's risk. The manufacturer and/or distributor maintain no responsibility or liability for product used beyond the stated limits.

DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO	SIZE A	CODI	E IDENT NO. 16236	DWG NO. <b>V62/09626</b>	
		REV	С	PAGE	3

<sup>1/</sup> Stresses beyond those listed under "absolute maximum rating" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

High K specifies values determined on a JESD 51-7 highly conductive printed circuit board.

Low K specifies values determined on a JESD 51-3 low conductive printed circuit board.

### 2. APPLICABLE DOCUMENTS

JEDEC Solid State Technology Association

EIA/JEDEC 51-3	_	Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages
EIA/JEDEC 51-7	_	High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages
JEDEC PUB 95	_	Registered and Standard Outlines for Semiconductor Devices

(Copies of these documents are available online at https://www.jedec.org.)

#### 3. REQUIREMENTS

3.1 <u>Marking</u>. Parts shall be permanently and legibly marked with the manufacturer's part number as shown in 6.3 herein and as follows:

- A. Manufacturer's name, CAGE code, or logo
- B. Pin 1 identifier
- C. ESDS identification (optional)

3.2 <u>Unit container</u>. The unit container shall be marked with the manufacturer's part number and with items A and C (if applicable) above.

3.3 <u>Electrical characteristics</u>. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.

3.4 Design, construction, and physical dimension. The design, construction, and physical dimensions are as specified herein.

- 3.5 Diagrams.
- 3.5.1 <u>Case outlines</u>. The case outlines shall be as shown in 1.2.2 and figure 1.
- 3.5.2 Terminal connections. The terminal connections shall be as shown in figure 2.
- 3.5.3 <u>Block diagram</u>. The block diagram shall be as shown in figure 3.
- 3.5.4 <u>Timing waveforms</u>. The timing waveforms shall be as shown in figure 4.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE	E IDENT NO.	DWG NO.	
COLUMBUS, OHIO	A		16236	<b>V62/09626</b>	
		REV	С	PAGE	4

Test	Symbol	Symbol Conditions <u>2</u> / Temperature,		Device type	Lin	nits	Unit		
					Min	Max			
Analog multiplexer inputs section									
Absolute input voltage	VIN	AIN0-AIN15, AINCOM with respect to DGND	-55°C to +125°C	01	AVss - 100 mV	AV <sub>DD</sub> + 100 mV	V		
			-40°C to +105°C	02	AVss - 100 mV	AV <sub>DD</sub> + 100 mV			
On channel resistance	RON		-55°C to +125°C	01	80 ty	vpical	Ω		
			-40°C to +105°C	02	80 ty	vpical			
Crosstalk	СТ	fin = 1 kHz	-55°C to +125°C	01	-110 1	ypical	dB		
			-40°C to +105°C	02	-1101	ypical			
Sensor bias	SBCS	SBCS[1:0] = 01	-55°C to +125°C	01	1.5 ty	/pical	μA		
(current source)			-40°C to +105°C	02	1.5 ty	/pical			
		SBCS[1:0] = 11	-55°C to +125°C	01	24 ty	vpical			
			-40°C to +105°C	02	24 ty	vpical			
1.5 μA:24 μA ratio error	RE		-55°C to +125°C	01	1 ty	pical	%		
			-40°C to +105°C	02	1 ty	pical			
ADC input section	•			•					
Full scale input voltage	VFS	VIN = ADCINP – ADCINN	-55°C to +125°C	01	±1.0 6 typ	V <sub>REF</sub> ical	V		
			-40°C to +105°C	02	±1.0 6 typ	V <sub>REF</sub> ical			
Absolute input voltage	VIN	ADCINP, ADCINN	-55°C to +125°C	01	AVss - 100 mV	AV <sub>DD</sub> + 100 mV	V		
			-40°C to +105°C	02	AVss – 100 mV	AV <sub>DD</sub> + 100 mV			
Differential input	Z <sub>DIN</sub>		-55°C to +125°C	01	65 ty	vpical	kΩ		
Inpedance			-40°C to +105°C	02	65 ty	pical			

# TABLE I. Electrical performance characteristics. 1/

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.	
COLUMBUS, OHIO	A	<b>16236</b>	<b>V62/09626</b>	
		REV C	PAGE 5	

Test	Symbol	Conditions <u>2</u> /	Temperature, Ta	Device type	Limits		Unit
					Min	Max	
System performance sec	tion						
Resolution	RES	No missing codes	-55°C to +125°C	01	24		Bits
			-40°C to +105°C	02	24		
Data rate,	DRF		-55°C to +125°C	01	1.953	125	kSPS
fixed channel mode			-40°C to +105°C	02	1.953	125	
Data rate,	DRA		-55°C to +125°C	01	1.805	23.739	kSPS
auto scan mode			-40°C to +105°C	02	1.805	23.739	
Integral nonlinearity <u>3</u> /	INL	Differential input	-55°C to +125°C	01	0.0003	0.0010	% of
			-40°C to +105°C	02	0.0003	0.0010	FSR <u>4</u> /
Offset error,	OE	Shorted inputs	-55°C to +125°C	01	20 ty	/pical	μV
chopping off			-40°C to +105°C	02	20 ty	/pical	
Offset error,	OE	Shorted inputs	-55°C to +125°C	01	-650	650	μV
chopping on			-40°C to +105°C	02		10	
Offset drift,	OD	Shorted inputs	-55°C to +125°C	01	0.5 t	ypical	μV/°C
chopping off			-40°C to +105°C	02	0.5 t	ypical	
Offset drift,	OD	Shorted inputs	-55°C to +125°C	01		0.1	μV/°C
chopping on			-40°C to +105°C	02		01	
Gain error	GE		-55°C to +125°C	01	-0.5	0.5	%
			-40°C to +105°C	02		0.5	
Gain drift	GD		-55°C to +125°C	01	0.4 t <u>y</u>	ypical	ppm /
			-40°C to +105°C	02		2	°C
Noise	N		-55°C to +125°C	01	See t	able II	
			-40°C to +105°C	02	See t	able II	

# TABLE I. Electrical performance characteristics - Continued. 1/

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE	E IDENT NO.	DW0	G NO.
COLUMBUS, OHIO	A		16236	<b>V62/</b>	<b>09626</b>
		REV	С	PAGE	6

Test	Symbol Conditions <u>2</u> / Temperature, T <sub>A</sub>		Temperature, T <sub>A</sub>	Device type	Lin	nits	Unit
					Min	Max	
System performance sec	ction - contir	nued.					
Common mode rejection ratio	CMRR	f <sub>CM</sub> = 60 Hz	-55°C to +125°C	01	90		dB
			-40°C to +105°C	02	90		
Power supply rejection	PSRR	fps = 60 Hz	-55°C to +125°C	01	70		dB
Tallo, AVDD, AVSS			-40°C to +105°C	02	70		
Power supply rejection	PSRR	fps = 60 Hz	-55°C to +125°C	01	80		dB
ratio, DVDD			-40°C to +105°C	02	80		
Voltage reference input	section						
Reference input voltage	VREF	VREF = VREFP - VREFN	-55°C to +125°C	01	0.5	AV <sub>DD</sub> - AVss	V
			-40°C to +105°C	02	0.5	AV <sub>DD</sub> - AV <sub>SS</sub>	
Negative reference input	VREFN		-55°C to +125°C	01	AVss - 0.1	VREFP – 0.5	V
			-40°C to +105°C	02	AVss - 0.1	Vrefp – 0.5	
Positive reference input	VREFP		-55°C to +125°C	01	V <sub>REFN</sub> + 0.5	AV <sub>DD</sub> + 0.1	V
			-40°C to +105°C	02	V <sub>REFN</sub> + 0.5	AV <sub>DD</sub> + 0.1	
Reference input	ZRIN		-55°C to +125°C	01	40 ty	rpical	kΩ
Impedance			-40°C to +105°C	02	40 ty	rpical	

# TABLE I. Electrical performance characteristics – Continued. 1/

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/09626
		REV C	PAGE 7

TestSymbolConditions <u>2</u> /Temperature,TA		Temperature, T₄	Device type	Lin	nits	Unit	
			-0		Min	Max	
System parameters secti	on	-		-			
External reference			-55°C to +125°C	01		3	%
			-40°C to +105°C	02		3	
Analog supply reading			-55°C to +125°C	01		3	%
error			-40°C to +105°C	02		3	
Temperature sensor			+25°C	01	168 t	ypical	mV
reading, voltage				02	168 t	ypical	
Temperature sensor		Only device temperature forced;	+25°C	01	394 t	ypical	μV/°C
reading, coefficient		free air.		02	394 t	ypical	
		Device and test PCB temperatures		01	563 t	ypical	
		forced together.		02	563 t	ypical	
Digital input / output sect	ion						
Logic levels	VIH		-55°C to +125°C	01	0.7 DV <sub>DD</sub>	DVDD	V
			-40°C to +105°C	02	0.7 DV <sub>DD</sub>	DVDD	
	VIL		-55°C to +125°C	01	DGND	0.3 DV <sub>DD</sub>	V
			-40°C to +105°C	02	DGND	0.3 DV <sub>DD</sub>	
	Vон	IOH = 2 mA	-55°C to +125°C	01	0.8 DV <sub>DD</sub>	DVDD	V
			-40°C to +105°C	02	0.8 DV <sub>DD</sub>	DV <sub>DD</sub>	
	Vol	IOL = 2 mA	-55°C to +125°C	01	DGND	0.2 DV <sub>DD</sub>	V
			-40°C to +105°C	02	DGND	0.2 DV <sub>DD</sub>	

# TABLE I. <u>Electrical performance characteristics</u> – Continued. <u>1</u>/

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO. <b>V62/09626</b>
COLUMBUS, OHIO	A	16236	
		REV C	PAGE 8

Test	Symbol	Conditions <u>2</u> /	Temperature, T₄	Device type	Lin	nits	Unit
					Min	Max	
Digital input / output sect	ion - continu	ued.	·				
Input leakage	I <sub>INL</sub>	V <sub>IN</sub> = DV <sub>DD</sub> , GND	-55°C to +125°C	01		10	μA
			-40°C to +105°C	02		10	
Master clock input	CLKIO	Frequency	-55°C to +125°C	01	0.1	16	MHz
			-40°C to +105°C	02	0.1	16	
Master clock input	CLKIO	Duty cycle	-55°C to +125°C	01	40	60	%
			-40°C to +105°C	02	40	60	
Crystal oscillator							
Crystal frequency	fCRY		-55°C to +125°C	01	32.768	typical	kHz
			-40°C to +105°C	02	32.768	typical	
Clock output	fcout		-55°C to +125°C	01	15.729	typical	MHz
nequency			-40°C to +105°C	02	15.729	typical	
Start up time,			-55°C to +125°C	01	150 t	ypical	ms
			-40°C to +105°C	02	150 t	ypical	
Clock output duty			-55°C to +125°C	01	40	60	%
Cycle			-40°C to +105°C	02	40	60	
Power supply section							
Digital supply voltage	DV <sub>DD</sub>		-55°C to +125°C	01	2.7	5.25	V
			-40°C to +105°C	02	2.7	5.25	
Negative analog power	AVSS		-55°C to +125°C	01	-2.6	0	V
Supply			-40°C to +105°C	02	-2.6	0	
Positive analog power supply	AVDD		-55°C to +125°C	01	AVss + 4.75	AVss + 5.25	V
			-40°C to +105°C	02	AVss + 4.75	AVss + 5.25	]

# TABLE I. <u>Electrical performance characteristics</u> – Continued. $\underline{1}$ /

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE	IDENT NO.	DWC	9 NO.
COLUMBUS, OHIO	A	1	6236	<b>V62/(</b>	<b>)9626</b>
		REV	С	PAGE	9

Test	Symbol	Conditions <u>2</u> /	Temperature, Ta	Device type	Lin	nits	Unit			
					Min	Max				
Power supply section – continued.										
DV <sub>DD</sub> supply current										
External clock	IEC		-55°C to +125°C	01		0.75	mA			
operation			-40°C to +105°C	02		0.6	1			
Internal oscillator	IOED		-55°C to +125°C	01	0.04 1	typical	mA			
output disabled			-40°C to +105°C	02	0.04 1	typical				
Internal oscillator <u>5</u> /	ICOE		-55°C to +125°C	01	1.4 t <u>y</u>	ypical	mA			
output enabled			-40°C to +105°C	02	1.4 t <u>y</u>	ypical	1			
Power down <u>6</u> /	IPD		-55°C to +125°C	01		25	μA			
			-40°C to +105°C	02		25				
AV <sub>DD</sub> , AV <sub>SS</sub> supply cur	rent		• 							
Converting	Ic		-55°C to +125°C	01		12	mA			
			-40°C to +105°C	02		12				
Standby	ISB		-55°C to +125°C	01	5.6 t	ypical	mA			
			-40°C to +105°C	02	5.6 ty	ypical	1			
Sleep	I <sub>SL</sub>		-55°C to +125°C	01	2.1 tỵ	ypical	mA			
			-40°C to +105°C	02	2.1 tỵ	ypical				
Power down	IPD		-55°C to +125°C	01		85	μA			
			-40°C to +105°C	02		85	1			

# TABLE I. <u>Electrical performance characteristics</u> – Continued. $\underline{1}$ /

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/09626
		REV C	PAGE 10

Test	Symbol	Conditions <u>2</u> /	Temperature, T <sub>A</sub>	Device type	Lin	nits	Unit
					Min	Max	
Power dissipation sectior	ı						
Converting	Pc		-55°C to +125°C	01		62	mW
			-40°C to +105°C	02		62	
Standby	P <sub>SB</sub>		-55°C to +125°C	01	29 ty	/pical	mW
			-40°C to +105°C	02	29 ty	/pical	
Sleep	PSL		-55°C to +125°C	01	11 ty	/pical	mW
			-40°C to +105°C	02	11 ty	/pical	
Power down	PD		-55°C to +125°C	01	14 ty	/pical	μW
			-40°C to +105°C	02	14 ty	/pical	

## TABLE I. Electrical performance characteristics - Continued. 1/

1/ Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design.

<u>2</u>/ Unless otherwise specified, AV<sub>DD</sub> = +2.5 V, AV<sub>SS</sub> = -2.5 V, DV<sub>DD</sub> = +3.3 V, f<sub>CLK</sub> = 16 MHz (external clock) or f<sub>CLK</sub> = 15.729 MHz (internal clock), an OPA227 device buffer between multiplexer differential (MUX) outputs and ADC inputs, V<sub>REF</sub> = +4.096 V, and V<sub>REFN</sub> = -2.5 V.

3/ Best straight line fit method provides information about offset (intercept) and gain (slope) error. It determines in the form of a straight line, the closet approximation to the analog to digital converter actual transfer function. This approach yields the best repeatability and true representation of linearity.

<u>4</u>/ Full scale range (FSR) =  $2.1\overline{3}$  V<sub>REF</sub>.

5/ CLKIO load = 20 pF.

 $\overline{6}$ / No clock applied to CLKIO.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/09626
		REV C	PAGE 11

Case X



FIGURE 1. Case outlines.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.	
COLUMBUS, OHIO	A	16236	V62/09626	
		REV C	PAGE 12	

### Case X - continued

	Dimensions				
Symbol	Inches		Inches Millimeters		
	Min	Max	Min	Max	
А		.035		0.90	
A1		.027		0.70	
A2	.007 re	ference	0.20 reference		
A3	.000	.001	0.00	0.05	
b	.007	.011	0.18	0.30	
D/E	.271	.279	6.90	7.10	
D1 / E1	.261	.269	6.65	6.85	
е	.019 BSC		0.50	) BSC	
e1	.216 reference		5.50 re	eference	
S	.009	.009			
n		48		48	

# NOTES:

- Controlling dimensions are millimeter, inch dimensions are given for reference only.
   This drawing is subject to change without notice.
   QFN (quad flat pack with no loads) package configuration.
   The package thermal pad must be soldered to the board for thermal and mechanical performance.

FIGURE 1. Case outlines - Continued.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.		DWG NO.	
COLUMBUS, OHIO	A	16236		V62/09626	
		REV	С	PAGE	13





FIGURE 1. Case outlines - continued.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/09626
		REV C	PAGE 14

### Case Y - continued.

	Dimensions				
Symbol	Incl	hes	Millimeters		
	Min	Max	Min	Max	
А		.047		1.20	
A1	.037	.041	0.95	1.05	
A2	.009		0.25		
A3	.001	.005	0.05	0.15	
b	.006	.010	0.17	0.27	
с	.005		0.13		
D	.346	.362	8.80	9.20	
D1	.267	.283	6.80	7.20	
D2	.216		5.50		
E	.346	.362	8.80	9.20	
E1	.267	.283	6.80	7.20	
E2	.216		5.50		
е	.019 BSC		0.50	BSC	
L1	.017	.029	0.45	0.75	

### NOTES:

- 1. Controlling dimensions are millimeter, inch dimensions are given for reference only.
- 2. D1/E1 body dimensions do not include mold flash, protrusion, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm (.006 inch) per side.

3. This package is designed to be soldered to a thermal pad on the board. Refer to technical brief, powerpad thermally enhanced package, manufacturer's literature number SLMA002 for information regarding recommended board layout.

4. Falls within JEDEC MS-026.

FIGURE 1.	Case outlines	<ul> <li>Continued.</li> </ul>

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.	
COLUMBUS, OHIO	A	16236	V62/09626	
		REV C	PAGE 15	

Device types			01 and 02			
Case outlines		X and Y				
Terminal number	Terminal symbol	Analog / Digital Input / Output	Description			
1	AIN3	Analog input	Analog input 3: single ended channel 3, differential channel 1 (-)			
2	AIN2	Analog input	Analog input 2: single ended channel 2, differential channel 1 (+)			
3	AIN1	Analog input	Analog input 1: single ended channel 1, differential channel 0 (-)			
4	AIN0	Analog input	Analog input 0: single ended channel 0, differential channel 0 (+)			
5	AVss	Analog	Negative analog power supply: 0 V for unipolar operation, -2.5 V for bipolar operation. (internally connected to exposed thermal pad of case outline X.)			
6	AV <sub>DD</sub>	Analog	Positive analog power supply: 5 V for unipolar operation, 2.5 V for bipolar operation.			
7	PLLCAP	Analog	Phase locked loop (PLL) bypass capacitor: connect 22 nF capacitor to AVss when using crystal oscillator.			
8	XTAL1	Analog	32.768 kHz crystal oscillator input 1. See crystal oscillator section of manufacturer's datasheet.			
9	XTAL2	Analog	32.768 kHz crystal oscillator input 2. See crystal oscillator section of manufacturer's datasheet.			
10	PWDN	Digital input	Power down input: hold low for minimum of two f <sub>CLK</sub> cycles to engage low power mode.			
11	RESET	Digital input	Reset input: hold low for minimum of two f <sub>CLK</sub> cycles to reset the device.			
12	CLKSEL	Digital input	Clock select input: Low = activates crystal oscillator, f <sub>CLK</sub> output on CLKIO. High = disables crystal oscillator, apply f <sub>CLK</sub> to CLKIO.			
13	CLKIO	Digital I/O	System clock input/output (see CLKSEL pin).			
14	GPIO0	Digital I/O	General purpose digital input/output 0.			
15	GPIO1	Digital I/O	General purpose digital input/output 1.			
16	GPIO2	Digital I/O	General purpose digital input/output 2.			
17	GPIO3	Digital I/O	General purpose digital input/output 3.			
18	GPIO4	Digital I/O	General purpose digital input/output 4.			
19	GPIO5	Digital I/O	General purpose digital input/output 5.			
20	GPIO6	Digital I/O	General purpose digital input/output 6.			
21	GPIO7	Digital I/O	General purpose digital input/output 7.			

FIGURE 2. Terminal connections.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO. <b>V62/09626</b>
COLUMBUS, OHIO	A	16236	
		REV C	PAGE 16

Device types			01 and 02			
Case outlines		X and Y				
Terminal number	Terminal symbol	Analog / Digital Input / Output	Description			
22	SCLK	Digital input	Serial peripheral interface (SPI) clock input: data clocked in on rising edge, clocked out on falling edge.			
23	DIN	Digital input	SPI interface data input: data is input to the device .			
24	DOUT	Digital output	SPI interface data output: data is output from the device.			
25	DRDY	Digital output	Data ready output: active low.			
26	START	Digital input	Start conversion input: active high.			
27	CS	Digital input	SPI interface chip select input: active low.			
28	DVDD	Digital	Digital power supply: 2.7 V to 5.25 V			
29	DGND	Digital	Digital ground.			
30	VREFN	Analog input	Reference input negative.			
31	VREFP	Analog input	Reference input positive.			
32	AINCOM	Analog input	Analog input common: Common input pin to all single ended inputs.			
33	AIN15	Analog input	Analog input 15: single ended channel 15, differential channel 7 (-).			
34	AIN14	Analog input	Analog input 14: single ended channel 14, differential channel 7 (+).			
35	AIN13	Analog input	Analog input 13: single ended channel 13, differential channel 6 (-).			
36	AIN12	Analog input	Analog input 12: single ended channel 12, differential channel 6 (+).			
37	AIN11	Analog input	Analog input 11: single ended channel 11, differential channel 5 (-).			
38	AIN10	Analog input	Analog input 10: single ended channel 10, differential channel 5 (+).			
39	AIN9	Analog input	Analog input 9: single ended channel 9, differential channel 4 (-).			
40	AIN8	Analog input	Analog input 8: single ended channel 8, differential channel 4 (+).			
41	ADCINN	Analog input	ADC differential input (-)			
42	ADCINP	Analog input	ADC differential input (+)			
43	MUXOUTN	Analog output	Multiplexer differential output (-)			
44	MUXOUTP	Analog output	Multiplexer differential output(+)			
45	AIN7	Analog input	Analog input 7: single ended channel 7, differential channel 3 (-).			
46	AIN6	Analog input	Analog input 6: single ended channel 6, differential channel 3 (+).			
47	AIN5	Analog input	Analog input 5: single ended channel 5, differential channel 2 (-).			
48	AIN4	Analog input	Analog input 4: single ended channel 4, differential channel 2 (+).			

FIGURE 2. <u>Terminal connections</u> – continued.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO. <b>V62/09626</b>
COLUMBUS, OHIO	A	16236	
		REV C	PAGE 17



FIGURE 3. Block diagram.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.	
COLUMBUS, OHIO	A	16236	V62/09626	
		REV C	PAGE 18	



Serial interface timing characteristics. 1/

Symbol	Description	Min	Max	Units
tSCLK	SCLK period	2		τCLK <u>2</u> /
tspw	SCLK high or low pulse width (exceeding maximum resets SPI interface)	0.8	4096 <u>3</u> /	τCLK
tcssc	$\overline{\text{CS}}$ low to first SCLK: setup time <u>4</u> /	2.5		τCLK
<b>t</b> DIST	Valid DIN to SCLK rising edge: setup time	10		ns
<b>t</b> DIHD	Valid DIN to SCLK rising edge: hold time	5		ns
tDOPD	SCLK falling edge to valid new DOUT: <u>5</u> / propagation delay		20	ns
tdohd	SCLK falling edge to old DOUT invalid: hold time	0		ns
tCSDO	CS high to DOUT invalid (tri-state)		5	τCLK
tCSPW	$\overline{\text{CS}}$ pulse width high	2		τCLK

1/ Unless otherwise specified, T<sub>A</sub> = -40°C to +105°C ensured by characterization only and DV<sub>DD</sub> = 2.7 V to 5.25 V

<u>2</u>/  $\tau_{CLK}$  = master clock period = 1/f<sub>CLK</sub>.

- <u>3</u>/ Programmable to 256  $\tau$ CLK.
- $\underline{4}$   $\overline{\text{CS}}$  can be tied low.
- <u>5</u>/ DOUT load = 20 pF || 100 k $\Omega$  to DGND.

FIGURE 4. Timing waveforms.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.	
COLUMBUS, OHIO	A	16236	V62/09626	
		REV C	PAGE 19	



 $\overline{\text{DRDY}}$  update timing characteristics

Symbol	Description	Typical	Units
	DRDY high pulse width without data read	1	τCLK
tDDO	Valid DOUT to $\overline{\text{DRDY}}$ falling edge ( $\overline{\text{CS}}$ = 0)	0.5	τCLK

FIGURE 4. <u>Timing waveforms</u> – continued.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.	
COLUMBUS, OHIO	A	<b>16236</b>	<b>V62/09626</b>	
		REV C	PAGE 20	

DRATE[1:0]	Data rate auto scan mode	Data rate fixed channel mode	Input referred noise	Noise free resolution	Effective number of bits
	(SPS)	(SPS)	(µVRMS)	(Bits)	(ENOB)
11	23739	125000	12	16.8	19.5
10	15123	31250	7.9	17.4	20.1
01	6168	7813	4.5	18.2	20.9
00	1835	1953	2.8	18.9	21.6

TABLE II. Noise performance. 1/

1/ V<sub>REF</sub> = 4.096 V, f<sub>CLK</sub> = 16 MHZ, chop = 0, delay = 0, inputs shorted, and 2048 sample size.

### 4. VERIFICATION

4.1 <u>Product assurance requirements</u>. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable.

### 5. PREPARATION FOR DELIVERY

5.1 <u>Packaging</u>. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturer's standard commercial practices for electrostatic discharge sensitive devices.

### 6. NOTES

6.1 ESDS. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum.

6.2 <u>Configuration control</u>. The data contained herein is based on the salient characteristics of the device manufacturer's data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.		DWG NO. <b>V62/09626</b>	
COLUMBUS, OHIO	A	16236			
		REV	С	PAGE	21

6.3 <u>Suggested source(s) of supply</u>. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item. DLA Land and Maritime maintains an online database of all current sources of supply at <u>https://landandmaritimeapps.dla.mil/Programs/Smcr/</u>.

Vendor item drawing administrative control number <u>1</u> / <u>2</u> /	Device manufacturer CAGE code	Package <u>3</u> /		Package <u>3</u> /		Top side marking	Vendor part number
V62/09626-01XE	01295	48 / RTC	Tape and reel of 250	1258MEP	ADS1258MRTCTEP		
V62/09626-01YE	01295	48 / PHP	Tray of 250	ADS1258MEP	ADS1258MPHPTEP		
V62/09626-02YE	01295	48 / PHP	Tape and reel of 250	ADS1258IEP	ADS1258IPHPREP		

1/ The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation.

2/ For the most current package and ordering information, see the package option addendum at the end of the manufacturer's data sheet.

<u>3</u>/ Package drawings, standard packaging quantities, thermal data, symbolization, and printed circuit board (PCB) design guidelines are available from the manufacturer.

### CAGE code

01295

Source of supply

Texas Instruments, Inc. Semiconductor Group 8505 Forest Lane P.O. Box 660199 Dallas, TX 75243

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.		DWG NO.	
COLUMBUS, OHIO	A	16236		V62/09626	
		REV	С	PAGE	22