

**REVISIONS**

| LTR | DESCRIPTION   | DATE (YR-MO-DA) | APPROVED          |
|-----|---|-----------------|-------------------|
| A   | Correct terminal connections in figure 2. - PHN                                 | 13-01-16        | Thomas M. Hess    |
| B   | Update boilerplate paragraphs to current VID description requirements.<br>- PHN | 22-02-22        | Muhammad A. Akbar |
|     |   |                 |                   |
|     |   |                 |                   |
|     |   |                 |                   |
|     |   |                 |                   |
|     |   |                 |                   |



Prepared in accordance with ASME Y14.24

Vendor Item Drawing

**Revision Status of Sheets**


|       |   |   |   |   |   |   |   |   |  |  |  |  |  |  |  |  |  |  |  |  |
|-------|---|---|---|---|---|---|---|---|--|--|--|--|--|--|--|--|--|--|--|--|
| REV   |   |   |   |   |   |   |   |   |  |  |  |  |  |  |  |  |  |  |  |  |
| SHEET |   |   |   |   |   |   |   |   |  |  |  |  |  |  |  |  |  |  |  |  |
| REV   | B | B | B | B | B | B | B | B |  |  |  |  |  |  |  |  |  |  |  |  |
| SHEET | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |  |  |  |  |  |  |  |  |  |  |  |  |

|   |   |                           |   |  |  |
|---|---|---------------------------|---|--|--|
| <b>PMIC N/A</b><br><br>Original date of drawing<br><br>YY MM DD<br><br>09-02-04 | <b>PREPARED BY</b><br>Phu H. Nguyen     |                           | <b>DEFENSE SUPPLY CENTER, COLUMBUS</b><br><b>COLUMBUS, OHIO 43218-3990</b>  |  |  |
|   | <b>CHECKED BY</b><br>Phu H. Nguyen      |                           | <b>TITLE</b><br>MICROCIRCUIT, DIGITAL, CMOS HEX VOLTAGE<br>LEVEL SHIFTER FOR TTL TO CMOS OR CMOS<br>TO CMOS OPERATION, MONOLITHIC SILICON |  |  |
|   | <b>APPROVED BY</b><br>Charles F. Saffle |                           | <b>DWG NO.</b><br><p align="center"><b>V62/09606</b></p>  |  |  |
|   | <b>SIZE</b><br>A                        | <b>CAGE CODE</b><br>16236 | <b>PAGE</b> 1 OF 8  |  |  |
|   | <b>REV</b> B                            |                           |   |  |  |

1. SCOPE

1.1 Scope. This drawing documents the general requirements of a high performance CMOS hex voltage level shifter for TTL to CMOS or CMOS to CMOS operation microcircuit, with an operating temperature range of -55°C to +125°C.

1.2 Vendor Item Drawing Administrative Control Number. The manufacturers PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation:



1.2.1 Device type(s).

| <u>Device type</u> | <u>Generic</u> | <u>Circuit function</u>  |
|--------------------|----------------|--|
| 01                 | CD4504B-EP     | CMOS hex voltage level shifter for TTL to CMOS or CMOS to CMOS operation |

1.2.2 Case outline(s). The case outlines are as specified herein.

| <u>Outline letter</u> | <u>Number of pins</u> | <u>JEDEC PUB 95</u> | <u>Package style</u>          |
|-----------------------|-----------------------|---------------------|-------------------------------|
| X                     | 16                    | JEDEC MO-153        | Plastic small outline package |

1.2.3 Lead finishes. The lead finishes are as specified below or other lead finishes as provided by the device manufacturer:

| <u>Finish designator</u> | <u>Material</u>      |
|--------------------------|----------------------|
| A                        | Hot solder dip       |
| B                        | Tin-lead plate       |
| C                        | Gold plate           |
| D                        | Palladium            |
| E                        | Gold flash palladium |
| F                        | Tin-lead alloy       |
| Z                        | Other                |

1.3 Absolute maximum ratings.

|   |                                  |
|---|----------------------------------|
| DC supply voltage range, Voltage referenced to VSS terminal (V <sub>DD</sub> ) .....  | -0.5 V to +20.0 V                |
| Input voltage range, all inputs .....   | -05 V to V <sub>CC</sub> + 0.5 V |
| Maximum DC input current, any one input .....   | ±10 mA                           |
| Maximum power dissipation per package, (PD):  |                                  |
| T <sub>A</sub> = -55°C to +100°C .....  | 500 mW                           |
| T <sub>A</sub> = +100°C to +125°C .....   | 1/                               |
| Maximum device dissipation per output transistor, for T <sub>A</sub> = full package temperature range (all package types) ..... | 100 mW                           |
| Operating temperature range, (T <sub>A</sub> ) .....  | -55°C to +125°C                  |
| Maximum package thermal impedance (θ <sub>JA</sub> ) .....  | 91.1°C/W 2/                      |
| Storage temperature range, (T <sub>STG</sub> ) .....  | -85°C to +150°C                  |
| Maximum lead temperature (during soldering) , at distance 1/16 ± 1/32 inch (1.59 ± 0.79 mm) from case for 10 s max .....        | +265°C                           |

1/ Derate linearly at 12 mW/°C to 200 mW.

2/ The package thermal impedance is calculated in accordance with JESD 51-7.

|   |                   |                            |                              |
|---|-------------------|----------------------------|------------------------------|
| <b>DLA LAND AND MARITIME<br/>COLUMBUS, OHIO</b> | <b>SIZE<br/>A</b> | <b>CAGE CODE<br/>16236</b> | <b>DWG NO.<br/>V62/09606</b> |
|   | REV               | B                          | PAGE 2                       |

1.4. Recommended operating conditions. 3/ 4/

Supply voltage range, (for T<sub>A</sub> = full package temperature range) (V<sub>DD</sub>) ..... +5.0 V to +18.0 V

2. APPLICABLE DOCUMENTS

JEDEC – SOLID STATE TECHNOLOGY ASSOCIATION (JEDEC)

- JEP95 – Registered and Standard Outlines for Semiconductor Devices
- JESD51-7 – High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages

(Copies of these documents are available online at <https://www.jedec.org>.)

3. REQUIREMENTS

3.1 Marking. Parts shall be permanently and legibly marked with the manufacturer’s part number as shown in 6.3 herein and as follows:

- A. Manufacturer’s name, CAGE code, or logo
- B. Pin 1 identifier
- C. ESDS identification (optional)

3.2 Unit container. The unit container shall be marked with the manufacturer’s part number and with items A and C (if applicable) above.

3.3 Electrical characteristics. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.

3.4 Design, construction, and physical dimension. The design, construction, and physical dimensions are as specified herein.

3.5 Diagrams.

3.5.1 Case outline(s). The case outline(s) shall be as shown in 1.2.2 and figure 1.

3.5.2 Terminal connections. The terminal connections shall be as shown in figure 2.

3.5.3 Block diagram. The block diagram shall be as shown in figure 3.

3/ For maximum reliability, nominal operating conditions should be selected so that operation is always within the recommended range.

4/ Use of this product beyond the manufacturers design rules or stated parameters is done at the user’s risk. The manufacturer and/or distributor maintain no responsibility or liability for product used beyond the stated limits.

|   |                   |                            |   |                              |
|---|-------------------|----------------------------|---|------------------------------|
| <b>DLA LAND AND MARITIME<br/>COLUMBUS, OHIO</b> | <b>SIZE<br/>A</b> | <b>CAGE CODE<br/>16236</b> |   | <b>DWG NO.<br/>V62/09606</b> |
|   |                   | REV                        | B | PAGE 3                       |

TABLE I. Electrical performance characteristics. 1/

| Test  | Symbol    | Conditions 2/         |                        |                        |                        | Limits at indicated temperatures (°C) |       |       |       |       |      | Unit |
|---|-----------|-----------------------|------------------------|------------------------|------------------------|---------------------------------------|-------|-------|-------|-------|------|------|
|   |           | V <sub>O</sub><br>(V) | V <sub>IN</sub><br>(V) | V <sub>CC</sub><br>(V) | V <sub>CC</sub><br>(V) | -55                                   | -40   | +85   | +125  | + 25  |      |      |
|   |           |                       |                        |                        |                        |                                       |       |       |       | Min   | Max  |      |
| Quiescent device current,<br>I <sub>DD</sub> max and I <sub>CC</sub> in CMOS-CMOS<br>mode |           |                       | 0, 5                   | 5                      | 5                      | 1.5                                   | 1.5   | 1.5   | 1.5   |       | 1.5  | mA   |
|   |           |                       | 0, 10                  | 5                      | 10                     | 2                                     | 2     | 2     | 2     |       | 2    |      |
|   |           |                       | 0, 15                  | 5                      | 15                     | 4                                     | 4     | 120   | 120   |       | 4    | µA   |
|   |           |                       | 0, 20                  | 5                      | 20                     | 20                                    | 20    | 600   | 600   |       | 20   |      |
| Quiescent device current,<br>I <sub>CC</sub> max TTL-CMOS mode                            |           |                       | 0, 5                   | 5                      | 5                      | 5                                     | 5     | 6     | 6     |       | 5    | mA   |
|   |           |                       | 0, 10                  | 5                      | 10                     | 5                                     | 5     | 6     | 6     |       | 5    |      |
|   |           |                       | 0, 15                  | 5                      | 15                     | 5                                     | 5     | 6     | 6     |       | 5    |      |
| Output low (sink) current,<br>I <sub>OL</sub> min   |           | 0.4                   | 0, 5                   |                        | 5                      | 0.64                                  | 0.61  | 0.42  | 0.36  | 0.51  |      | mA   |
|   |           | 0.5                   | 0, 10                  |                        | 10                     | 1.6                                   | 1.5   | 1.1   | 0.9   | 1.3   |      |      |
|   |           | 1.5                   | 0, 15                  |                        | 15                     | 4.2                                   | 4     | 2.8   | 2.4   | 3.4   |      |      |
| Output low (source) current,<br>I <sub>OH</sub> min                                       |           | 4.6                   | 0, 5                   |                        | 5                      | -0.64                                 | -0.61 | -0.42 | -0.36 | -0.51 |      | mA   |
|   |           | 2.5                   | 0, 5                   |                        | 5                      | -2                                    | -1.8  | -1.3  | -1.15 | -1.6  |      |      |
|   |           | 9.5                   | 0, 10                  |                        | 10                     | -1.6                                  | -1.5  | -1.1  | -0.9  | -1.3  |      |      |
|   |           | 13.5                  | 0, 15                  |                        | 15                     | -4.2                                  | -4    | -2.8  | -2.4  | -3.4  |      |      |
| Output voltage: low level,<br>V <sub>OL</sub> max   |           |                       | 0, 5                   |                        | 5                      | 0.05                                  |       |       |       | 0.05  | V    |      |
|   |           |                       | 0, 10                  |                        | 10                     | 0.05                                  |       |       |       | 0.05  |      |      |
|   |           |                       | 0, 15                  |                        | 15                     | 0.05                                  |       |       |       | 0.05  |      |      |
| Output voltage: high level,<br>V <sub>OH</sub> min  |           |                       | 0, 5                   |                        | 5                      | 4.95                                  |       |       |       | 4.95  | V    |      |
|   |           |                       | 0, 10                  |                        | 10                     | 9.95                                  |       |       |       | 9.95  |      |      |
|   |           |                       | 0, 15                  |                        | 15                     | 14.95                                 |       |       |       | 14.95 |      |      |
| Input low voltage<br>V <sub>IL</sub> max 3/   | TTL-CMOS  |                       | 1                      |                        | 5                      | 10                                    | 0.8   |       |       |       | 0.8  | V    |
|   | TTL-CMOS  |                       | 1                      |                        | 5                      | 15                                    | 0.8   |       |       |       | 0.8  |      |
|   | CMOS-CMOS |                       | 1                      |                        | 5                      | 10                                    | 1.5   |       |       |       | 1.5  |      |
|   | CMOS-CMOS |                       | 1.5                    |                        | 5                      | 15                                    | 1.5   |       |       |       | 1.5  |      |
|   | CMOS-CMOS |                       | 1.5                    |                        | 10                     | 15                                    | 3     |       |       |       | 3    |      |
| Input high<br>Voltage,<br>V <sub>IH</sub> min 3/  | TTL-CMOS  |                       | 9                      |                        | 5                      | 10                                    | 2     |       |       |       | 2    | V    |
|   | TTL-CMOS  |                       | 13.5                   |                        | 5                      | 15                                    | 2     |       |       |       | 2    |      |
|   | CMOS-CMOS |                       | 9                      |                        | 5                      | 10                                    | 3.5   |       |       |       | 3.5  |      |
|   | CMOS-CMOS |                       | 13.5                   |                        | 5                      | 15                                    | 3.5   |       |       |       | 3.5  |      |
|   | CMOS-CMOS |                       | 13.5                   |                        | 10                     | 15                                    | 7     |       |       |       | 7    |      |
| Input current, I <sub>IN</sub> max  |           |                       | 0, 18                  |                        | 18                     | ±0.1                                  | ±0.1  | ±1    | ±1    |       | ±0.1 | µA   |

See footnote at end of the table.

|   |                   |                            |                              |
|---|-------------------|----------------------------|------------------------------|
| <b>DLA LAND AND MARITIME<br/>COLUMBUS, OHIO</b> | <b>SIZE<br/>A</b> | <b>CAGE CODE<br/>16236</b> | <b>DWG NO.<br/>V62/09606</b> |
|   |                   | REV      B                 | PAGE 4                       |


TABLE I. Electrical performance characteristics. 1/

| Test                              |                                   | Symbol                              | Conditions<br>4/                  | V <sub>CC</sub><br>(V) | V <sub>DD</sub><br>(V)            | Limits |     | Unit |
|-----------------------------------|-----------------------------------|-------------------------------------|-----------------------------------|------------------------|-----------------------------------|--------|-----|------|
|                                   |                                   |                                     |                                   |                        |                                   | Min    | Max |      |
| Propagation delay:<br>high to low | From TTL to CMOS                  | t <sub>PHL</sub>                    | V <sub>DD</sub> > V <sub>CC</sub> | 5                      | 10                                |        | 280 | ns   |
|                                   |                                   |                                     |                                   | 5                      | 15                                |        | 280 |      |
|                                   | From CMOS to CMOS                 |                                     | V <sub>DD</sub> > V <sub>CC</sub> | 5                      | 10                                |        | 240 |      |
|                                   |                                   |                                     |                                   | 5                      | 15                                |        | 240 |      |
|                                   |                                   |                                     |                                   | 10                     | 15                                |        | 140 |      |
|                                   | From CMOS to CMOS                 |                                     | V <sub>CC</sub> > V <sub>DD</sub> | 10                     | 5                                 |        | 550 |      |
|                                   |                                   |                                     |                                   | 15                     | 5                                 |        | 550 |      |
|                                   |                                   |                                     |                                   | 15                     | 10                                |        | 140 |      |
|                                   | Propagation delay:<br>high to low |                                     | From TTL to CMOS                  | t <sub>PLH</sub>       | V <sub>DD</sub> > V <sub>CC</sub> | 5      | 10  |      |
| 5                                 |                                   | 15                                  |                                   |                        |                                   |        | 280 |      |
| From CMOS to CMOS                 |                                   | V <sub>DD</sub> > V <sub>CC</sub>   | 5                                 |                        | 10                                |        | 240 |      |
|                                   |                                   |                                     | 5                                 |                        | 15                                |        | 240 |      |
|                                   |                                   |                                     | 10                                |                        | 15                                |        | 140 |      |
| From CMOS to CMOS                 |                                   | V <sub>CC</sub> > V <sub>DD</sub>   | 10                                |                        | 5                                 |        | 400 |      |
|                                   |                                   |                                     | 15                                |                        | 5                                 |        | 400 |      |
|                                   |                                   |                                     | 15                                |                        | 10                                |        | 120 |      |
| Transition time                   |                                   | t <sub>THL</sub> , t <sub>TLH</sub> | All modes                         |                        |                                   | 5      |     | 200  |
|                                   |                                   |                                     |                                   |                        | 10                                |        | 100 |      |
|                                   |                                   |                                     |                                   |                        | 15                                |        | 80  |      |
| Input capacitance                 |                                   | C <sub>IN</sub>                     | Any input                         |                        |                                   |        | 7.5 | pF   |

1. Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design.
2. Over recommended operating free air temperature range (unless otherwise noted).
3. Applies to the six input signals. For mode control (P13), only the CMOS-CMOS ratings apply..
4. T<sub>A</sub> = 25°C, Input t<sub>r</sub>, t<sub>f</sub> = 20 ns, C<sub>L</sub> = 50 pF, R<sub>L</sub> = 200 Ω.

|   |                   |                            |                              |
|---|-------------------|----------------------------|------------------------------|
| <b>DLA LAND AND MARITIME<br/>COLUMBUS, OHIO</b> | <b>SIZE<br/>A</b> | <b>CAGE CODE<br/>16236</b> | <b>DWG NO.<br/>V62/09606</b> |
|   |                   | REV      B                 | PAGE 5                       |

Case X



| Dimensions |          |      |        |      |      |
|------------|----------|------|--------|------|------|
| Symbol     | Min      | Max  | Symbol | Min  | Max  |
| A          |          | 1.20 | e      | 0.65 | BSC  |
| A1         | 0.05     | 0.15 | E      | 4.30 | 4.50 |
| b          | 0.19     | 0.30 | E1     | 6.20 | 6.60 |
| c          | 0.15 NOM |      | L      | 0.50 | 0.75 |
| D          | 4.90     | 5.10 |        |      |      |

Notes:

1. All linear dimensions are in millimeters.
2. This drawing is subject to change without notice.
3. Body dimensions do not include mold flash or protrusion not to exceed 0.15.
4. Fall within JEDEC MO-153.

FIGURE 1. Case outlines.

|   |           |                    |                      |
|---|-----------|--------------------|----------------------|
| DLA LAND AND MARITIME<br>COLUMBUS, OHIO | SIZE<br>A | CAGE CODE<br>16236 | DWG NO.<br>V62/09606 |
|   |           | REV B              | PAGE 6               |

| Pin No. | Signal name      | Pin No. | Signal name      |
|---------|------------------|---------|------------------|
| 1       | V <sub>CC</sub>  | 16      | V <sub>DD</sub>  |
| 2       | A <sub>OUT</sub> | 15      | F <sub>OUT</sub> |
| 3       | A <sub>IN</sub>  | 14      | F <sub>IN</sub>  |
| 4       | B <sub>OUT</sub> | 13      | SELECT           |
| 5       | B <sub>IN</sub>  | 12      | E <sub>OUT</sub> |
| 6       | C <sub>OUT</sub> | 11      | E <sub>IN</sub>  |
| 7       | C <sub>IN</sub>  | 10      | D <sub>OUT</sub> |
| 8       | V <sub>SS</sub>  | 9       | D <sub>IN</sub>  |

FIGURE 2. Terminal connections.




FIGURE 3. Block diagram.

|   |           |                    |                      |
|---|-----------|--------------------|----------------------|
| DLA LAND AND MARITIME<br>COLUMBUS, OHIO | SIZE<br>A | CAGE CODE<br>16236 | DWG NO.<br>V62/09606 |
|   |           | REV B              | PAGE 7               |

4. VERIFICATION

4.1 Product assurance requirements. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable.

5. PREPARATION FOR DELIVERY

5.1 Packaging. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturer's standard commercial practices for electrostatic discharge sensitive devices.

6. NOTES

6.1 ESDS. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum.

6.2 Configuration control. The data contained herein is based on the salient characteristics of the device manufacturer's data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided.

6.3 Suggested source(s) of supply. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item. DLA Land and Maritime maintains an online database of all current sources of supply at <https://landandmaritimeapps.dla.mil/programs/smcr/>.

| Vendor item drawing administrative control number <u>1/</u> | Device manufacturer CAGE code | Vendor part number | Top side marking |
|---|-------------------------------|--------------------|------------------|
| V62/09606-01XE  | 01295                         | CD4504BMPWREP      | 4504BEP          |

1/ The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation.

CAGE code

01295

Source of supply

Texas Instruments, Inc.  
Semiconductor Group  
8505 Forest Lane  
P.O. Box 660199  
Dallas, TX 75243

|   |                   |                            |                              |
|---|-------------------|----------------------------|------------------------------|
| <b>DLA LAND AND MARITIME<br/>COLUMBUS, OHIO</b> | <b>SIZE<br/>A</b> | <b>CAGE CODE<br/>16236</b> | <b>DWG NO.<br/>V62/09606</b> |
|   |                   | REV      B                 | PAGE 8                       |