	REVIS	SIONS																			
LTR					DF	ESCRI	PTION	٧					Г)ATE (YR-MC	J-DA)	1	APF	ROVE	ED	
A	Corre	ct terr	ninal cor	nnecti	ions in	figure	ə 2	PHN						13	-01-16	ô	Т	homa	ıs M. I	Hess	
В	Updat - PHN	te boil	erplate p	baragr	raphs	to cur	rent \	/ID des	cript	tion rea	quirer	nents	•	22	-02-22	2	Mu	hamm	nad A.	. Akba	ar
	•••	<u> </u>											+				+				
													\pm								
	<u> </u>																1				
													+				+-				
	<u> </u>																<u> </u>				—
																			Ē		۶ <u>D</u>
																				科	Š.
																			C	อ์โซเว	繫
Prepared in ac	cordanc	ce with	ASME	Y14.2	24												Ve	endor	Item [Drawi	na
Revision Statu:	s of She	-ets			·																
REV				Т	Т	T	\square	ТТ		T		T	<u> </u>	Τ	Τ	T			,		<u> </u>
SHEET		+		+	+	\vdash	+	+		+	<u> </u>	'		+	+	+'		├ ──┦		<u> </u>	-
REV	B E	3 В	В	В	В	В	В	+		++					+					[]	+
SHEET	1 2	2 3	4	5	6	7	8			+					<u>†</u>	+			([\uparrow
· · ·	<u> </u>	<u>I</u>	PREP	'ARE	DBY	,	<u> </u>	<u> </u>		_ _	DE	FENS	SE SI	JPPL	Y CE		R. C(JLUN	IBUS		
PMIC N/A		ļ	• -	, Р	е-	Maur	n - ب				-	co	LUN	IBUS	, OH	10 4:	3218-	3990			
		.			литт. ———	INguj	/en		+												
Originai o drawi	date or ing	ļ	CHEC	KED	/ BY					TIL	E		·			~~ 10	. ~		~	· • • •	_
G1 6	Шġ	ļ		Pl	hu H.	Ngu	yen		'		וט0\$ י פי	IRCU	ЛТ, L Гог) Gi) -^p	ΓAL, ττι)S Hi			AGE	-
YY MN	1 DD	ļ	VDDE	20\/F	- RY	,					:L ∪i `MQ{	S OP	ER/ FR/		NM	ONC	יסיאר. TTI ור	11C S		ON	
00.00	~ 4	ļ		C	harles	F. Sa	affle			10 -		50.	Livi	1110.	N, IV.		L111.		ILIC	514	
U9-U2-	-04	 		!					<u> </u>		<u></u>										
		ļ	SIZI	£	CAG	jE UL	JDE	-		Dwg	NU.			\/C	ວ/ດ (060	16				
		ļ	<u> </u>		L	16	5231	<u> </u>	+					V U/	2/0:	300	Ø				
		ļ	R	εv	В					PAG	Е	1	OF	8							

AMSC N/A

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

1. SCOPE

1.1 Scope. This drawing documents the general requirements of a high performance CMOS hex voltage level shifter for TTL to CMOS or CMOS to CMOS operation microcircuit, with an operating temperature range of -55°C to +125°C.

1.2 Vendor Item Drawing Administrative Control Number. The manufacturers PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation:

V62/09606		<u>×</u>	<u> </u>
Drawing number	Device type (See 1.2.1)	Case outline (See 1.2.2)	Lead finish (See 1.2.3)
1.2.1 Device type(s).			
Device type	Generic		Circuit function
01	CD4504B-EP	CMOS he CMOS to 0	x voltage level shifter for TTL to CMOS or CMOS operation

1.2.2 <u>Case outline(s)</u>. The case outlines are as specified herein.

<u>Outline letter</u>	Number of pins	JEDEC PUB 95	Package style
Х	16	JEDEC MO-153	Plastic small outline package

1.2.3 Lead finishes. The lead finishes are as specified below or other lead finishes as provided by the device manufacturer:

Finish designator	<u>Material</u>
A	Hot solder dip
C	Gold plate
D	Palladium
E	Gold flash palladium
F	Tin-lead alloy
Z	Other

1.3 Absolute maximum ratings.

DC supply voltage range, Voltage referenced to VSS terminal (V_{DD})	-0.5 V to +20.0 V
Input voltage range, all inputs	-05 V to V _{CC} + 0.5 V
Maximum DC input current, any one input	±10 mA
Maximum power dissipation per package, (PD):	
T _A = -55°C to +100°C	500 mW
T _A = +100°C to +125°C	<u>1</u> /
Maximum device dissipation per output transistor, for T_A = full package temperature range	
(all package types)	100 mW
Operating temperature range, (T _A)	-55°C to +125°C
Maximum package thermal impedance (θ_{JA})	91.1°C/W <u>2</u> /
Storage temperature range, (T _{STG})	-85°C to +150°C
Maximum lead temperature (during soldering), at distance 1/16 ± 1/32 inch	
(1.59 ± 0.79 mm) from case for 10 s max	+265°C

Derate linearly at 12 mW/°C to 200 nW.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CA	GE CODE 16236	DWG NO. V62/09606
		REV	В	PAGE 2

<u>1/</u> <u>2</u>/ The package thermal impedance is calculated in accordance with JESD 51-7.

1.4. Recommended operating conditions. 3/ 4/

Supply voltage range	, (for T _A = full packag	e temperature range)	(V _{DD})	+5.0 V to +18.0 V
----------------------	-------------------------------------	----------------------	--------------------	-------------------

2. APPLICABLE DOCUMENTS

JEDEC - SOLID STATE TECHNOLOGY ASSOCIATION (JEDEC)

JEP95 – Registered and Standard Outlines for Semiconductor Devices JESD51-7 – High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages

JESD31-7 – High Ellective mermai Conductivity rest board for Leaded Surface Mount Fat

(Copies of these documents are available online at https://www.jedec.org).

3. REQUIREMENTS

3.1 <u>Marking</u>. Parts shall be permanently and legibly marked with the manufacturer's part number as shown in 6.3 herein and as follows:

- A. Manufacturer's name, CAGE code, or logo
- B. Pin 1 identifier
- C. ESDS identification (optional)

3.2 <u>Unit container</u>. The unit container shall be marked with the manufacturer's part number and with items A and C (if applicable) above.

3.3 <u>Electrical characteristics</u>. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.

3.4 Design, construction, and physical dimension. The design, construction, and physical dimensions are as specified herein.

- 3.5 Diagrams.
- 3.5.1 <u>Case outline(s)</u>. The case outline(s) shall be as shown in 1.2.2 and figure 1.
- 3.5.2 <u>Terminal connections</u>. The terminal connections shall be as shown in figure 2.
- 3.5.3 <u>Block diagram</u>. The block diagram shall be as shown in figure 3.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CA	AGE CODE 16236	DWG NO. V62/09606
		REV	В	PAGE 3

^{3/} For maximum reliability, nominal operating conditions should be selected so that operation is always within the recommended range.

^{4/} Use of this product beyond the manufacturers design rules or stated parameters is done at the user's risk. The manufacturer and/or distributor maintain no responsibility or liability for product used beyond the stated limits.

IABLE I. Electrical performance characteristics. 1
--

Tes	t	Symbol		Conditi	ons <u>2</u> /		Limits at indicated temperatures (°C)				Unit		
			Vo	Vin	Vcc	Vcc	-55	-40	+85	+125	+	25	
			(V)	(V)	(V)	(V)					Min	Max	
				0, 5	5	5	1.5	1.5	1.5	1.5		1.5	mA
Quiescent device	current,			0, 10	5	10	2	2	2	2		2	
IDD max and Icc in	CMOS-CMOS			0, 15	5	15	4	4	120	120		4	μA
mode				0, 20	5	20	20	20	600	600		20	
Quiescent device	current,			0, 5	5	5	5	5	6	6		5	mA
Icc max TTL-CMO	S mode			0, 10	5	10	5	5	6	6		5	
				0, 15	5	15	5	5	6	6		5	
Output low (sink)	current,		0.4	0, 5		5	0.64	0.61	0.42	0.36	0.51		mA
l _{o∟} min			0.5	0, 10		10	1.6	1.5	1.1	0.9	1.3		
			1.5	0, 15		15	4.2	4	2.8	2.4	3.4		
			4.6	0, 5		5	-0.64	-0.61	-0.42	-0.36	-0.51		
Output low (source	e) current,		2.5	0, 5		5	-2	-1.8	-1.3	-1.15	-1.6		
I _{OH} min			9.5	0, 10		10	-1.6	-1.5	-1.1	-0.9	-1.3		
			13.5	0, 15		15	-4.2 -4 -2.8 -2.4		-3.4				
				0, 5		5	0.05			0.05	V		
Output voltage: lov	w level,			0, 10		10	0.05			0.05			
V _{OL} max				0, 15		15	0.05			0.05			
				0, 5		5		4.	95		4.95		
Output voltage: hig	gh level,			0, 10		10		9.	95		9.95		
V _{OH} min				0, 15		15		14	.95		14.95		
	TTL-CMOS		1		5	10		0	.8			0.8	
	TTL-CMOS		1		5	15		0	.8			0.8	
Input low voltage	CMOS-CMOS		1		5	10		1	.5			1.5	
V _{IL} max <u>3</u> /	CMOS-CMOS		1.5		5	15		1	.5			1.5	
	CMOS-CMOS		1.5		10	15			3			3	
	TTL-CMOS		9		5	10			2		2		
Input high	TTL-CMOS		13.5		5	15			2		2		
Voltage,	CMOS-CMOS		9		5	10		3	.5		3.5		
V⊮ min <u>3</u> /	CMOS-CMOS		13.5		5	15		3	.5		3.5		
	CMOS-CMOS		13.5		10	15			7		7		
Input current, I _{IN} m	nax			0, 18		18	±0.1	±0.1	±1	±1		±0.1	μA

See footnote at end of the table.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CA	GE CODE 16236	DWG NO. V62/09606
		REV	В	PAGE 4

Test		Symbol	Conditions	Vcc	V _{DD}	Li	mits	Unit
			<u>4</u> /	(V)	(V)	Min	Max	
	From TTL to CMOS	t _{PHL}	$V_{DD} > V_{CC}$	5	10		280	ns
				5	15		280	
Propagation delay:	From CMOS to CMOS		V _{DD} > V _{CC}	5	10		240	
high to low				5	15		240	
				10	15		140	
	From CMOS to CMOS		V _{CC} > V _{DD}	10	5		550	
				15	5		550	
				15	10		140	
Propagation delay: high to low	From TTL to CMOS	t _{PLH}	V _{DD} > V _{CC}	5	10		280	ns
		_		5	15		280	
	From CMOS to CMOS		V _{DD} > V _{CC}	5	10		240	
				5	15		240	
				10	15		140	
	From CMOS to CMOS		$V_{CC} > V_{DD}$	10	5		400	
				15	5		400	
				15	10		120	
		t _{THL} , t _{TLH}	All modes		5		200	ns
Transition time					10		100	
					15		80	
Input capacitance		CIN	Any input				7.5	pF

1. Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design.

- 2. Over recommended operating free air temperature range (unless otherwise noted).
- 3. Applies to the six input signals. For mode control (P13), only the CMOS-CMOS ratings apply...
- 4. $T_A = 25^{\circ}C$, Input t_r, t_f = 20 ns, $C_L = 50 \text{ pF}$, $R_L = 200 \Omega$.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236		DWG NO. V62/09606
		REV	В	PAGE 5





Dimensions					
Symbol	Min	Max	Symbol	Min	Max
А		1.20	е	0.65	BSC
A1	0.05	0.15	E	4.30	4.50
b	0.19	0.30	E1	6.20	6.60
с	0.15	NOM	L	0.50	0.75
D	4.90	5.10			

Notes:

- 1. All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
 Body dimensions do not include mold flash or protrusion not to exceed 0.15.
- 4. Fall within JEDEC MO-153.

FIGURE 1. Case outlines.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236		DWG NO. V62/09606
		REV	В	PAGE 6

Pin No.	Signal name	Pin No.	Signal name
1	Vcc	16	V _{DD}
2	Aout	15	Fout
3	A _{IN}	14	F _{IN}
4	Воит	13	SELECT
5	BIN	12	Eout
6	Соит	11	EIN
7	CIN	10	Dout
8	Vss	9	DIN

FIGURE 2. Terminal connections.



FIGURE 3. Block diagram.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236		DWG NO. V62/09606
		REV	В	PAGE 7

4. VERIFICATION

4.1 <u>Product assurance requirements</u>. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable.

5. PREPARATION FOR DELIVERY

5.1 <u>Packaging</u>. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturer's standard commercial practices for electrostatic discharge sensitive devices.

6. NOTES

6.1 <u>ESDS</u>. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum.

6.2 <u>Configuration control</u>. The data contained herein is based on the salient characteristics of the device manufacturer's data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided.

6.3 <u>Suggested source(s) of supply</u>. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item. DLA Land and Maritime maintains an online database of all current sources of supply at <u>https://landandmaritimeapps.dla.mil/programs/smcr/</u>.

Vendor item drawing administrative control number <u>1</u> /	Device manufacturer CAGE code	Vendor part number	Top side marking
V62/09606-01XE	01295	CD4504BMPWREP	4504BEP

<u>1</u>/ The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation.

CAGE code

01295

Source of supply

Texas Instruments, Inc.

Semiconductor Group 8505 Forest Lane P.O. Box 660199 Dallas, TX 75243

DLA LAND AND MARITIME	SIZE	CAGE CODE		DWG NO.
	A	16236		V62/09606
COLUMBUS, OHIO		REV	В	PAGE 8