



1. SCOPE

1.1 Scope. This drawing documents the general requirements of a high performance quad differential line receiver microcircuit, with an operating temperature range of -55°C to +125°C.

1.2 Vendor Item Drawing Administrative Control Number. The manufacturer's PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation:

<u>V62/07648</u>   Drawing number	-	<u>01</u>   Device type (See 1.2.1)	<u>X</u>   Case outline (See 1.2.2)	<u>E</u>   Lead finish (See 1.2.3)
--------------------------------------------	---	----------------------------------------------	----------------------------------------------	---------------------------------------------

1.2.1 Device type(s).

<u>Device type</u>	<u>Generic</u>	<u>Circuit function</u>
01	26C32-EP	Quad differential line receiver

1.2.2 Case outline(s). The case outline(s) are as specified herein.

<u>Outline letter</u>	<u>Number of pins</u>	<u>JEDEC PUB 95</u>	<u>Package style</u>
X	16	MS-012-AC	Plastic surface mount

1.2.3 Lead finishes. The lead finishes are as specified below or other lead finishes as provided by the device manufacture:

<u>Finish designator</u>	<u>Material</u>
A	Hot solder dip
B	Tin-lead plate
C	Gold plate
D	Palladium
E	Gold flash palladium
F	Tin-lead alloy (BGA/CGA)
Z	Other

<b>DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/07648</b>
		REV    B	PAGE    2

1.3 Absolute maximum ratings. 1/

Supply voltage (VCC) .....	+7 V maximum 2/
Input voltage range (Vi):	
A or B inputs .....	-11 V to 14 V
G or $\bar{G}$ inputs .....	-0.5 V to VCC + 0.5 V
Differential input voltage range (VID) .....	-14 V to 14 V
Output voltage range (VO) .....	-0.5 V to VCC + 0.5 V
Output current (IO) .....	±25 mA
Package thermal impedance ( $\theta_{JA}$ ) .....	73°C/W 3/ 4/
Operating virtual junction temperature range (TJ) .....	+150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds .....	+260°C
Storage temperature range .....	-65°C to +150°C

1.4 Recommended operating conditions. 5/

Supply voltage range (VCC) .....	4.5 V to 5.5 V
High level input voltage (VIH) .....	2 V minimum
Low level input voltage (VIL) .....	0.8 V maximum
Common mode input voltage (VIC) .....	±7 V maximum
High level output current (IOH) .....	-6 mA maximum
Low level output current (IOL) .....	+6 mA maximum
Operating free-air temperature range (TA) .....	-55°C to +125°C

- 
- 1/ Stresses beyond those listed under “absolute maximum rating” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- 2/ All voltage values, except differential output voltage (VOD) are with respect to network GND. Currents into the device are positive and current out of the device are negative.
- 3/ Maximum power dissipation is a function of TJ (max),  $\theta_{JA}$ , and TA. The maximum allowable power dissipation at any allowable ambient temperature is  $PD = (TJ(max) - TA) / \theta_{JA}$ . Operating at the absolute maximum TJ at +150°C can affect reliability.
- 4/ The package thermal impedance is calculated in accordance with JESD 51-7.
- 5/ Use of this product beyond the manufacturers design rules or stated parameters is done at the user’s risk. The manufacturer and/or distributor maintain no responsibility or liability for product used beyond the stated limits.

<b>DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/07648</b>
		REV B	PAGE 3

2. APPLICABLE DOCUMENTS

JEDEC Solid State Technology Association

- JESD51-7 – High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages
- JEDEC PUB 95 – Registered and Standard Outlines for Semiconductor Devices

(Copies of these documents are available online at <https://www.jedec.org>.)

3. REQUIREMENTS

3.1 Marking. Parts shall be permanently and legibly marked with the manufacturer’s part number as shown in 6.3 herein and as follows:

- A. Manufacturer’s name, CAGE code, or logo
- B. Pin 1 identifier
- C. ESDS identification (optional)

3.2 Unit container. The unit container shall be marked with the manufacturer’s part number and with items A and C (if applicable) above.

3.3 Electrical characteristics. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.

3.4 Design, construction, and physical dimension. The design, construction, and physical dimensions are as specified herein.

3.5 Diagrams.

3.5.1 Case outline. The case outline shall be as shown in 1.2.2 and figure 1.

3.5.2 Terminal connections. The terminal connections shall be as shown in figure 2.

3.5.3 Truth table. The truth table shall be as shown in figure 3.

3.5.4 Logic diagram. The logic diagram shall be as shown in figure 4.

3.5.5 Timing waveforms and test circuits. The timing waveforms and test circuit shall be as shown in figures 5 and 6.

<p align="center"><b>DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO</b></p>	<p align="center"><b>SIZE A</b></p>	<p align="center"><b>CODE IDENT NO. 16236</b></p>	<p align="center"><b>DWG NO. V62/07648</b></p>
		<p align="center">REV    B</p>	<p align="center">PAGE    4</p>

TABLE I. Electrical performance characteristics. 1/

Test	Symbol	Conditions <u>2/</u>	Temperature, T <sub>A</sub>	Device type	Limits		Unit
					Min	Max	
Differential input high threshold voltage	V <sub>IT+</sub>	V <sub>IC</sub> = -7 V to +7 V, V <sub>O</sub> = V <sub>OH</sub> (min), I <sub>OH</sub> = -440 μA	-55°C to +125°C	01		0.2	V
		V <sub>IC</sub> = 0 V to +5.5 V, V <sub>O</sub> = V <sub>OH</sub> (min), I <sub>OH</sub> = -440 μA				0.1	
Differential input low threshold voltage	V <sub>IT-</sub>	V <sub>IC</sub> = -7 V to +7 V, V <sub>O</sub> = 0.45 V, I <sub>OL</sub> = 8 mA	-55°C to +125°C	01	-0.2 <u>3/</u>		V
		V <sub>IC</sub> = 0 V to +5.5 V, V <sub>O</sub> = 0.45 V, I <sub>OL</sub> = 8 mA			-0.1 <u>3/</u>		
Hysteresis voltage (V <sub>IT+</sub> - V <sub>IT-</sub> )	V <sub>hys</sub>	V <sub>CC</sub> = 5 V, V <sub>IC</sub> = 0 V	+25°C	01	60 typical		mV
Enable input clamp voltage	V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA	-55°C to +125°C	01		-1.5	V
High level output voltage	V <sub>OH</sub>	V <sub>ID</sub> = 200 mV, I <sub>OH</sub> = -6 mA	-55°C to +125°C	01	3.8		V
Low level output voltage	V <sub>OL</sub>	V <sub>ID</sub> = -200 mV, I <sub>OL</sub> = 6 mA	-55°C to +125°C	01		0.3	V
Offset state (high impedance state) output current	I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	-55°C to +125°C	01		±5	μA
Line input current	I <sub>I</sub>	V <sub>I</sub> = 10 V, other input at 0 V	-55°C to +125°C	01		1.5	mA
		V <sub>I</sub> = -10 V, other input at 0 V				-2.5	
High level enable current	I <sub>IH</sub>	V <sub>I</sub> = 2.7 V	-55°C to +125°C	01		20	μA
Low level enable current	I <sub>IL</sub>	V <sub>I</sub> = 0.4 V	-55°C to +125°C	01		-100	μA
Input resistance	r <sub>i</sub>	One input to ground	-55°C to +125°C	01	12		kΩ
Supply current	I <sub>CC</sub>	V <sub>CC</sub> = 5.5 V	-55°C to +125°C	01		15	mA

See footnotes at end of table.

<b>DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO</b>	SIZE <b>A</b>	CODE IDENT NO. <b>16236</b>	DWG NO. <b>V62/07648</b>
		REV B	PAGE 5

TABLE I. Electrical performance characteristics – Continued. 1/

Test	Symbol	Conditions <u>2/</u>	Temperature, T <sub>A</sub>	Device type	Limits		Unit
					Min	Max	
Switching characteristics section. Unless otherwise specified, C <sub>L</sub> = 50 pF.							
Propagation delay time, low to high level output	t <sub>PLH</sub>	See figure 5	-55°C to +125°C	01	9	27	ns
Propagation delay time, high to low level output	t <sub>PHL</sub>	See figure 5	-55°C to +125°C	01	9	27	ns
Output transition time, low to high output	t <sub>TLH</sub>	See figure 5	-55°C to +125°C	01		10	ns
Output transition time, high to low output	t <sub>THL</sub>	See figure 5	-55°C to +125°C	01		9	ns
Output enable time to high level	t <sub>PZH</sub>	See figure 6	-55°C to +125°C	01		22	ns
Output enable time to low level	t <sub>PZL</sub>	See figure 6	-55°C to +125°C	01		22	ns
Output disable time from high level	t <sub>PHZ</sub>	See figure 6	-55°C to +125°C	01		26	ns
Output disable time from low level	t <sub>PLZ</sub>	See figure 6	-55°C to +125°C	01		25	ns

1/ Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design.

2/ Unless otherwise specified, V<sub>CC</sub> = 4.5 V to 5.5 V and V<sub>IC</sub> = ±7 V.

3/ The algebraic convention, in which the less positive (more negative) limit is designated minimum, is used in this data sheet for common mode input voltage.

<b>DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/07648</b>
		<b>REV B</b>	<b>PAGE 6</b>

Case X




FIGURE 1. Case outline.

<p><b>DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO</b></p>	<p>SIZE <b>A</b></p>	<p>CODE IDENT NO. <b>16236</b></p>	<p>DWG NO. <b>V62/07648</b></p>
		<p>REV    <b>B</b></p>	<p>PAGE    <b>7</b></p>

Case X – continued.

Symbol	Dimensions			
	Inches		Millimeters	
	Min	Max	Min	Max
A	---	0.069	---	1.75
A1	0.004	0.010	0.10	0.25
b	0.012	0.020	0.31	0.51
c	0.007	0.010	0.17	0.25
D	0.386	0.394	9.80	10.00
E	0.150	0.157	3.80	4.00
E1	0.228	0.244	5.80	6.20
e	0.050 BSC		1.27 BSC	
L	0.016	0.050	0.40	1.27

NOTES:

1. All linear dimensions are in inches (millimeters).
2. Dimension D body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 inch (0.15 mm) per side.
3. Dimension E body width does not include interlead flash. Interlead flash shall not exceed .017 inch (0.43 mm) each side.
4. Falls within JEDEC MS-012 variation AC.

FIGURE 1. Case outline - Continued.

<b>DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/07648</b>
		REV B	PAGE 8



Device type	01
Case outline	X
Terminal number	Terminal symbol
1	1B
2	1A
3	1Y
4	G
5	2Y
6	2A
7	2B
8	GND
9	3B
10	3A
11	3Y
12	$\bar{G}$
13	4Y
14	4A
15	4B
16	VCC

FIGURE 2. Terminal connections.

<b>DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/07648</b>
		REV B	PAGE 9

Differential input	Enables		Output
	G	$\bar{G}$	Y
$V_{ID} \geq V_{IT+}$	H	X	H
	X	L	H
$V_{IT-} < V_{ID} < V_{IT+}$	H	X	?
	X	L	?
$V_{ID} \leq V_{IT-}$	H	X	L
	X	L	L
X	L	H	Z

FIGURE 3. Truth table.

<b>DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/07648</b>
		REV B	PAGE 10

POSITIVE LOGIC






FIGURE 4. Logic diagram.

<p><b>DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO</b></p>	<p>SIZE <b>A</b></p>	<p>CODE IDENT NO. <b>16236</b></p>	<p>DWG NO. <b>V62/07648</b></p>
		<p>REV    <b>B</b></p>	<p>PAGE    <b>11</b></p>





NOTE:

1. C<sub>L</sub> includes probe and jig capacitance.

FIGURE 5. Timing waveforms and test circuit.

<b>DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/07648</b>
		REV    B	PAGE    12



NOTES:

1. CL includes probe and jig capacitance.
2. The input is supplied by a generator having the following characteristics: PRR = 1 MHz, duty cycle ≤ 50 %,  $t_r = t_f = 6$  ns.

FIGURE 6. Enable / disable time test circuit and output voltage waveforms.

<p><b>DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO</b></p>	<p>SIZE <b>A</b></p>	<p>CODE IDENT NO. <b>16236</b></p>	<p>DWG NO. <b>V62/07648</b></p>
		<p>REV    <b>B</b></p>	<p>PAGE    <b>13</b></p>

4. VERIFICATION

4.1 Product assurance requirements. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable.

5. PREPARATION FOR DELIVERY

5.1 Packaging. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturer's standard commercial practices for electrostatic discharge sensitive devices.

6. NOTES

6.1 ESDS. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum.

6.2 Configuration control. The data contained herein is based on the salient characteristics of the device manufacturer's data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided.

6.3 Suggested source(s) of supply. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item. DLA Land and Maritime maintains an online database of all current sources of supply at <https://landandmaritimeapps.dla.mil/Programs/Smcr/>.

Vendor item drawing administrative control number <u>1/</u>	Device manufacturer CAGE code	Package <u>2/</u>	Top side marking	Vendor part number
V62/07648-01XE	01295	Reel of 2500	26C32EP	AM26C32MDREP

1/ The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation.

2/ For the most current package and ordering information, see the package option addendum at the end of the manufacturer's datasheet.

CAGE code

01295

Source of supply

Texas Instruments, Inc.  
Semiconductor Group  
8505 Forest Ln.  
PO Box 660199  
Dallas, TX 75243

<b>DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/07648</b>
		<b>REV B</b>	<b>PAGE 14</b>