REVISIONS							
LTR	DESCRIPTION	DATE	APPROVED				
А	Add device type 02 PHN	07-11-06	Thomas M. Hess				
В	Add device type 03 PHN	07-11-27	Thomas M. Hess				
С	Add test conditions to the "P-channel MOSFET current limit" test under Table I. Add footnote $\underline{4}$ / under paragraph 1.4. Update document paragraphs to current requirements ro	14-11-21	Charles F. Saffle				
D	Under the Operating quiescent current test in Table I for device type 01 only, delete 26 μ A and replace with 29 μ A. Add terminal pin descriptions to Figure 2. Update document paragraphs to current requirements ro	20-01-14	James R. Eschmeyer				



CURRENT DESIGN ACTIVITY CAGE CODE 16236 HAS CHANGED NAMES TO: DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990

Prepared in accordance with ASME Y14.24 Vendor item drawing REV PAGE REV PAGE REV D D D D D D D D D D D **REV STATUS OF PAGES** PAGE 2 3 4 5 6 7 9 10 11 1 8 PREPARED BY PMIC N/A **DEFENSE SUPPLY CENTER COLUMBUS** COLUMBUS, OHIO 43218-3990 Phu H. Nguyen Original date of drawing CHECKED BY TITLE YY-MM-DD MICROCIRCUIT, LINEAR, 17 V, 1.5 A Phu H. Nguyen SYNCHRONOUS STEP-DOWN CONVERTER, APPROVED BY 07-03-20 MONOLITHIC SILICON Thomas M. Hess CODE IDENT. NO. SIZE DWG NO. V62/07622 16236 Α REV D **PAGE** 1 **OF** 11

1. SCOPE

1.1 <u>Scope</u>. This drawing documents the general requirements of a high performance 17 V, 1.5 A synchronous step-down converter microcircuit, with an extended operating temperature range of -55°C to +125°C.

1.2 <u>Vendor Item Drawing Administrative Control Number</u>. The manufacturer's PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation:

	<u>V62/07</u> Draw numb	7 <u>622</u> - ing per	01 Device type (See 1.2.1)	X Case outline (See 1.2.2)	Lead finish (See 1.2.3)
1.2.1	Device type(s).				
	Device	Generic	Output voltage		Circuit function
	01 02 03	TPS62110-EP TPS62111-EP TPS62112-EP	Adjustable 1.2 V to 16 V 3.3 V 5.0 V	17-V, 1.5 A sy 17-V, 1.5 A sy 17-V, 1.5 A sy	ynchronous step-down converter ynchronous step-down converter ynchronous step-down converter
1.2.2	Case outline(s).	The case outline(s)) are as specified herein.		
	Outline I	etter	Number of pins	JEDEC PUB 95	Package style

<u>Outline letter</u>	Number of pins	JEDEC POB 95	Package style
х	16	JEDEC MO-220	Plastic quad flatpack

1.2.3 Lead finishes. The lead finishes are as specified below or other lead finishes as provided by the device manufacture:

<u>Material</u>

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO. V62/07622
COLUMBUS, OHIO	A	16236	
		REV D	PAGE 2

1.3 Absolute maximum ratings. 1/

Supply voltage at VIN, VINA (VCC)	-0.3 V to 20.0 V
Voltage at SW (VI)	-0.3 V to VI
Voltage at EN, SYNC, LBO, PG (VI)	-0.3 V to 20.0 V
Voltage at LBI, FB (VI)	-0.3 V to 7.0 V
Output current at SW (IO)	2400 mA
Maximum junction temperature (TJ)	150°C <u>2</u> /
Storage temperature (TSTG)	-65°C to +150°C
Lead temperature 1.6 mm (1/16 in) from case for 10 seconds	300°C

Dissipation rating 3/

Case	TA ≤ 25°C	Derating factor	TA = 70°C	TA = 85°C
outline	Power rating	above TA = 25°C	Power rating	Power rating
Х	2.5 W	25 mW/°C	1.375 W	1 W

1.4 Recommended operating conditions. 4/

Supply voltage at VIN, VINA (VCC)	3.1 V to 17 V
Maximum voltage at power good, LBO, EN, SYNC	17.0 V
Operating junction temperature (TJ)	-55°C to +125°C

3/ Based on a thermal resistance of 40 K/W soldered onto a high K board.

^{4/} Use of this product beyond the manufacturers design rules or stated parameters is done at the user's risk. The manufacturer and/or distributor maintain no responsibility or liability for product used beyond the stated limits.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.		DWG NO. V62/07622	
COLUMBUS, OHIO	A	16236			
		REV	D	PAGE	3

<u>1</u>/ Stresses beyond those listed under "absolute maximum rating" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

^{2/} Long term high temperature storage and/or extended used at maximum recommended operating conditions may result in a reduction of overall device life. See manufacturer for additional information about enhanced plastic packaging.

2. APPLICABLE DOCUMENTS

JEDEC Solid State Technology Association

JEDEC PUB 95 - Registered and Standard Outlines for Semiconductor Devices

(Copies of these documents are available online at https://www.jedec.org.)

3. REQUIREMENTS

3.1 <u>Marking</u>. Parts shall be permanently and legibly marked with the manufacturer's part number as shown in 6.3 herein and as follows:

- A. Manufacturer's name, CAGE code, or logo
- B. Pin 1 identifier
- C. ESDS identification (optional)

3.2 <u>Unit container</u>. The unit container shall be marked with the manufacturer's part number and with items A and C (if applicable) above.

3.3 <u>Electrical characteristics</u>. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.

3.4 Design, construction, and physical dimension. The design, construction, and physical dimensions are as specified herein.

3.5 Diagrams.

3.5.1 <u>Case outline</u>. The case outline shall be as shown in 1.2.2 and figure 1.

3.5.2 Terminal connections. The terminal connections shall be as shown in figure 2.

3.5.3 Functional block diagram. The functional block diagram shall be as shown in figure 3.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.		DWG NO. V62/07622	
COLUMBUS, OHIO	A	16236			
		REV	D	PAGE	4

Test	Symbol	Test conditions <u>2</u> / unless otherwise specified	Device type	Limits		Unit
				Min	Max	
Supply current						
Input voltage range <u>3</u> /	VI		All	3.1	17	V
Operating quiescent current	l(Q)	IO = 0 mA, SYNC = GND, <u>4</u> /	All	20 ty	pical	μA
		VI = 7.2 V, TA = 25°C	04.00		00	-
		$10 = 0 \text{ mA}, \text{ SYNC} = \text{GND}, \frac{4}{2}$	01, 02, 03		29	
		FN = GND	All		5	μA
Snutdown current	I(SD)	EN = GND, VI = 7.2 V. TA = 25°C			3	-
Enable				1		
EN high level input voltage	Vін		All	1.3		V
EN low level input voltage	VIL		All		0.3	V
EN trip point hysteresis			All	170 ty	/pical	mV
EN input leakage current	likg	EN = GND or VI, VI = 17 V	All		0.2	μA
EN input current	l(EN)	$0.6 V \le V(EN) \le 4 V$	All	10 typical		μA
Undervoltage lockout threshold	V(UVLO)	Input voltage falling	All	2.8	3.1	V
Undervoltage lockout hysteresis			All	250 ty	vpical	mV
Power switch	-			-	<u>.</u>	
P-channel MOSFET on resistance	rDS(ON)	VI ≥ 5.4, IO = 350 mA	All		250	mΩ
		VI = 3.5 V, IO = 200 mA		340 ty	/pical	
		VI = 3 V, IO = 100 mA		490 ty	/pical	
P-channel MOSFET leakage current		VDS = 17 V	All		1	μΑ
P-channel MOSFET current limit		VI = 7.2 V, VO = 3.3 V	All	2400 t	ypical	mA
N-channel MOSFET on resistance	rDS(ON)	VI ≥ 5.4, IO = 350 mA	All		200	mΩ
		VI = 3.5 V, IO = 200 mA		170 ty	vpical	
		VI = 3 V, IO = 100 mA		200 typical		
N-channel MOSFET leakage current		V _{DS} = 17 V	All		3	μA
Power good output low battery input (LE	BI), low battery	y output (LBO)				<u>.</u>
PG trip voltage	V(PG)		All	Vo – 1.6	% typical	V
PG delav time		Vo ramping positive	All	50 ty	pical	μs
		Vo ramping negative		200 ty	/pical]
PG, LBO output low voltage	VOL	VFB = 1.1 x VO nominal, IOL = 1 mA	All		0.3	V

TABLE I. Electrical performance characteristics. 1/

See footnote at end of table.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO. V62/07622
COLUMBUS, OHIO	A	16236	
		REV D	PAGE 5

Test	Symbol	Test conditions <u>2</u> / unless otherwise specified	Device type	Lin	nits	Unit
				Min	Max	
Power good output LBI, LBO –	continued.					
PG, LBO sink current	IOL		All	1 ty	pical	mA
PG, LBO output leakage current		VFB = VO nominal	All		0.25	μA
Minimum supply voltage for valid PG, LBI, LBO signal			All	3 ty	pical	V
LBI trip voltage	Vlbi	Input voltage falling	All	1.256	typical	V
LBI input leakage current	ILBI		All		100	nA
LBI trip point accuracy			All	1.5%		
LBI hysteresis	VLBI,HYS		All	25 typical		mV
Oscillator	L			L		
Oscillator frequency	fs		All	900	1100	kHz
Synchronization range	f(SYNC)	CMOS logic clock signal on SYNC pin	All	800	1400	kHz
SYNC high level input voltage	Vih		All	1.5		V
SYNC low level input voltage	VIL		All		0.3	V
SYNC input leakage current	likg	SYNC = gnd or VIN	All		0.2	μA
SYNC trip point hysteresis			All	170 t <u>y</u>	ypical	mV
SYNC input current		$0.6 \text{ V} \leq \text{V}(\text{SYNC}) \leq 4 \text{ V}$	All		20	μA
Duty cycle of external clock signal			All	30%	90%	

TABLE I. Electrical performance characteristics - Continued. 1/

See footnote at end of table.

DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO	SIZE A	COD	E IDENT NO. 16236	DWG NO. V62/07622	
		REV	D	PAGE	6

Test	Symbol	Test conditions <u>2</u> / unless otherwise specified	Device type	Lim	its	Unit
				Min	Max	
Output						
Adjustable output voltage range <u>3</u> /	Vo		01	1.153	16	V
FB voltage	VFB		01	1.153 t	ypical	V
FB leakage current			01		100	nA
FB voltage tolerance <u>4</u> /		$V_{I} = 3.1 V \text{ to } 17 V,$ 0 mA < IO < 1500 mA 5/	01	-6	6	%
Fixed output voltage tolerance <u>6</u> /		$V_{I} = 3.8 V \text{ to } 17 V,$ 0 mA < IQ < 1500 mA 5/	02	-7	7	
		$V_{\rm I} = 5.5 \text{ V to } 17 \text{ V},$ 0 mA < I _O < 1500 mA <u>5</u> /	03	-7	7	
Maximum output current	IO	$VI \ge 3 V$ (once undervoltage lockout voltage exceeded)	All	100 ty	pical	mA
		$V_{I} \ge 3.5 V$		500 ty	pical	
		$V_I \ge 4.3 V$	-	1200 ty	pical	
		$V_I \ge 6 V$	-	1500 ty	/pical	
Current into internal voltage divider for fixed voltage versions			All	5 typ	ical	μA
Efficiency	ŋ	$VI \ge 7.2 V$, $VO = 3.3 V$, $IO = 600 mA$	All	92% ty	vpical	
		$V_{I} \ge 12 V, V_{O} = 5 V, I_{O} = 600 mA$			1	
Duty cycle range for main switches		At 1 MHz	All	10%	100%	
Minimum t _{on} time for main switch			All	100 ty	pical	ns
Shutdown temperature			All	145 ty	pical	°C
Startup time		IO = 800 mA, VI = 12 V, VO = 3.3 V	All	1 typ	ical	ms

TABLE I. Electrical performance characteristics - Continued. 1/

- Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the <u>1</u>/ specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design.
- VI = 12 V, VO = 3.3 V, IO = 600 mA, EN = VI, TA = TJ = -55°C to 125°C. <u>2</u>/
- Not production tested.

Device is not switching.

- <u>3/</u> 4/ <u>5</u>/ The maximum output current depends on the input voltage.
- <u>6</u>/ The output voltage accuracy includes line and load regulation over the full temperature range TA = -55°C to 125°C. See the section for no-load operation in the manufacturer data.

DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO	SIZE A	CODE IDENT 16236	ΓNO.	DWG NO. V62/07622	
		REV D		PAGE	7





Symbol	Millimeters		Symbol	Millin	neters
	Min	Max		Min	Max
А	0.80	1.00	D/E	3.85	4.15
A1	0.00	0.05	е	0.65 BSC	
A2	0.20 REF		e1	1.95 BSC	
b	0.23	0.38	S	0.30	0.50

Notes:

- 1. All liner dimensions are in millimeters.
- 2.
- 3.
- This drawing is subject to change without notice. Quad flatpack, no leads (QFN) package configuration. The package thermal pad must be soldered to the board for thermal and mechanical performance. See manufacturer data 4. for details regarding the exposed thermal pad dimensions.
- Falls within JEDEC MO-220. 5.

FIGURE 1. Case outline.

DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO	SIZE A	CODI	E IDENT NO. 16236	DWG NO. V62/07622	
		REV	D	PAGE	8

Device types	01, 02, 03				
Case outline			Х		
Terminal number	Terminal symbol	I/O	Description		
1	PGND	I	Power ground. Connect all power grounds to this pin.		
2	VIN	I	Supply voltage input (power stage).		
3	VIN	I	Supply voltage input (power stage).		
4	EN	I	Enable. A logic high enables the converter; logic low forces the device into shutdown mode reducing the supply current to less than 2 μ A.		
5	SYNC	I	Input for synchronization to external clock signal. Synchronizes the converter switching frequency to an external clock signal with CMOS level: SYNC = HIGH: Low-noise mode enabled, fixed frequency PWM operation is forced SYNC = LOW (GND): Power save mode enabled, PFM/PWM mode enabled		
6	LBO	0	Open-drain, low-battery output. This pin is pulled low if LBI is below its threshold.		
7	LBI	I	Low-battery input.		
8	VINA	I	Supply voltage input (support circuits).		
9	AGND	I	Analog ground, connect to GND and PGND.		
10	FB	I	Feedback pin for the fixed output voltage option. For the adjustable version, an external resistive divider is connected to this pin. The internal voltage divider is disabled for the adjustable version.		
11	GND	I	Ground.		
12	GND	I	Ground.		
13	PG	0	Power good comparator output. This is an open-drain output. A pullup resistor should be connected between PG and VOUT. The output goes active high when the output voltage is greater than 98.4% of the nominal value.		
14	SW	0	Connect the inductor to this pin. This pin is the switch pin and connected to the drain of the internal power MOSFETS.		
15	SW	0	Connect the inductor to this pin. This pin is the switch pin and connected to the drain of the internal power MOSFETS.		
16	PGND	I	Power ground. Connect all power grounds to this pin.		
Thermal pad			Connect to AGND.		

FIGURE 2. Terminal connections.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO. V62/07622	
COLUMBUS, OHIO	A	16236		
		REV D	PAGE 9	



FIGURE 3. Functional block diagram.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO. V62/07622
COLUMBUS, OHIO	A	16236	
		REV D	PAGE 10

4. VERIFICATION

4.1 <u>Product assurance requirements</u>. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable.

5. PREPARATION FOR DELIVERY

5.1 <u>Packaging</u>. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturer's standard commercial practices for electrostatic discharge sensitive devices.

6. NOTES

6.1 <u>ESDS</u>. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum.

6.2 <u>Configuration control</u>. The data contained herein is based on the salient characteristics of the device manufacturer's data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided.

6.3 <u>Suggested source(s) of supply</u>. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item. DLA Land and Maritime maintains an online database of all current sources of supply at <u>https://landandmaritimeapps.dla.mil/Programs/Smcr/</u>.

Vendor item drawing administrative control number <u>1</u> /	Device manufacturer CAGE code	Top side marking	Vendor part number
V62/07622-01XE	01295	TPS62110-EP	TPS62110MRSAREP
V62/07622-02XE	01295	TPS62111-EP	TPS62111MRSAREP
V62/07622-03XE	01295	TPS62112-EP	TPS62112MRSAREP

1/ The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation.

CAGE code

01295

Source of supply

Texas Instruments, Inc. Semiconductor Group 8505 Forest Lane P.O. Box 660199 Dallas, TX 75243

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE I	DENT NO.	DWG NO. V62/07622	
COLUMBUS, OHIO	A	1	6236		
		REV	D	PAGE	11