

REVISIONS			
LTR	DESCRIPTION	DATE	APPROVED
A	Update document paragraphs to current requirements. - ro	19-07-10	C. SAFFLE



Prepared in accordance with ASME Y14.24

Vendor item drawing

REV																				
PAGE																				
REV																				
PAGE																				

REV STATUS OF PAGES	REV	A	A	A	A	A	A	A	A	A	A	A								
	PAGE	1	2	3	4	5	6	7	8	9	10									

PMIC N/A	PREPARED BY Phu H. Nguyen	DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 https://www.dla.mil/LandandMaritime																	
Original date of drawing YY-MM-DD 13-07-10	CHECKED BY Phu H. Nguyen	TITLE MICROCIRCUIT, LINEAR, HEX INVERTERS, MONOLITHIC SILICON																	
	APPROVED BY Thomas M. Hess	DWG NO. V62/07619																	
	SIZE A	CODE IDENT. NO. 16236																	
	REV A	PAGE 1 OF 10																	

DISTRIBUTION STATEMENT A. Approved for public release. Distribution is unlimited.

1. SCOPE

1.1 Scope. This drawing documents the general requirements of a high performance Hex inverters microcircuit, with an operating temperature range of -55°C to +125°C.

1.2 Vendor Item Drawing Administrative Control Number. The manufacturer's PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation:

<u>V62/07619</u> Drawing number	-	<u>01</u> Device type (See 1.2.1)	<u>X</u> Case outline (See 1.2.2)	<u>E</u> Lead finish (See 1.2.3)
--	---	--	--	---

1.2.1 Device type(s).

<u>Device type</u>	<u>Generic</u>	<u>Circuit function</u>
01	SN74AHCU04 -EP	Hex Inverters

1.2.2 Case outline(s). The case outline(s) are as specified herein.

<u>Outline letter</u>	<u>Number of pins</u>	<u>JEDEC PUB 95</u>	<u>Package style</u>
X	14	JEDEC MO-153	Plastic small outline

1.2.3 Lead finishes. The lead finishes are as specified below or other lead finishes as provided by the device manufacturer:

<u>Finish designator</u>	<u>Material</u>
A	Hot solder dip
B	Tin-lead plate
C	Gold plate
D	Palladium
E	Gold flash palladium
F	Tin-lead alloy (BGA/CGA)
Z	Other

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/07619
		REV A	PAGE 2

1.3 Absolute maximum ratings. 1/

Supply voltage range (VCC)	-0.5 V to 7.0 V
Input voltage range (Vi)	-0.5 V to 7.0 V 2/
Output voltage range (VO)	-0.5 V to VCC + 0.5 V 2/
Input clamp current (IIK) (Vi < 0)	-20 mA
Output clamp current (IOK) (VO < 0 or VO = 0 to VCC)	±20 mA
Continuous output current (IO) (VO = 0 to VCC)	±25 mA
Continuous current through VCC or GND	±50 mA
Package thermal impedance (θJA)	113°C/W 3/
Storage temperature range (TSTG)	-60°C to 150°C

1.4 Recommended operating conditions. 4/ 5/

Supply voltage range (VCC)	2.0 V to 5.5 V
Minimum high level input voltage (VIH):	
VCC = 2.0 V	1.7 V
VCC = 3.0 V	2.4 V
VCC = 5.5 V	4.4 V
Maximum low level input voltage (VIL):	
VCC = 2.0 V	0.3 V
VCC = 3.0 V	0.6 V
VCC = 5.5 V	1.1 V
Input voltage (Vi)	0.0 V to VCC
Output voltage (VO)	0.0 V to VCC
Maximum high level output current (IOH):	
VCC = 2.0 V	-50 µA
VCC = 3.3 ±0.3 V	-4 mA
VCC = 5.0 ±0.5 V	-8 mA
Maximum low level output current (IOL):	
VCC = 2.0 V	50 µA
VCC = 3.3 ±0.3 V	4 mA
VCC = 5.0 ±0.5 V	8 mA
Operating free-air temperature range (TA)	-55°C to +125°C

- 1/ Stresses beyond those listed under “absolute maximum rating” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- 2/ The input and output negative voltage ratings may be exceeded if the input and output current ratings are observed.
- 3/ The package thermal impedance is calculated in accordance with JESD 51-7.
- 4/ Use of this product beyond the manufacturers design rules or stated parameters is done at the user’s risk. The manufacturer and/or distributor maintain no responsibility or liability for product used beyond the stated limits.
- 5/ All unused inputs of the device must be held at VCC or GND to ensure proper device operation.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/07619
		REV A	PAGE 3

2. APPLICABLE DOCUMENTS

JEDEC Solid State Technology Association

- EIA/JEDEC 51-7 – High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages
- JEDEC PUB 95 – Registered and Standard Outlines for Semiconductor Devices

(Copies of these documents are available online at <https://www.jedec.org>.)

3. REQUIREMENTS

3.1 Marking. Parts shall be permanently and legibly marked with the manufacturer's part number as shown in 6.3 herein and as follows:

- A. Manufacturer's name, CAGE code, or logo
- B. Pin 1 identifier
- C. ESDS identification (optional)

3.2 Unit container. The unit container shall be marked with the manufacturer's part number and with items A and C (if applicable) above.

3.3 Electrical characteristics. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.

3.4 Design, construction, and physical dimension. The design, construction, and physical dimensions are as specified herein.

3.5 Diagrams.

3.5.1 Case outline. The case outline shall be as shown in 1.2.2 and figure 1.

3.5.2 Terminal connections. The terminal connections shall be as shown in figure 2.

3.5.3 Function table. The function table shall be as shown in figure 3.

3.5.4 Logic diagram. The logic diagram shall be as shown in figure 4.

3.5.5 Load circuit and voltage waveforms. The load circuit and voltage waveforms shall be as shown in figure 5.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/07619
		REV A	PAGE 4

TABLE I. Electrical performance characteristics. 1/

Test	Symbol	Conditions 2/	VCC	Temperature, T _A	Device type	Limits		Unit
						Min	Max	
High level output voltage	VOH	I _{OH} = -50 μA	2.0 V	25°C, -55°C to 125°C	All	1.8		V
			3.0 V			2.7		
			4.5 V			4.0		
		I _{OH} = -4 mA	3.0 V	25°C		2.58		
				-55°C to 125°C		2.3		
		I _{OH} = -8 mA	4.5 V	25°C		3.94		
		-55°C to 125°C	3.5					
Low level output voltage	VOL	I _{OL} = 50 μA	2.0 V	25°C	All		0.1	V
				-55°C to 125°C			0.2	
			3.0 V	25°C			0.1	
				-55°C to 125°C			0.3	
			4.5 V	25°C			0.1	
				-55°C to 125°C			0.5	
		I _{OL} = 4 mA	3.0 V	25°C			0.26	
				-55°C to 125°C			0.5	
		I _{OL} = 8 mA	4.5 V	25°C			0.26	
				-55°C to 125°C			0.5	
Input current	I _I	V _I = V _{CC} or GND	0 to 5.5 V	25°C	All		±0.1	μA
				-55°C to 125°C			±1.0	
Quiescent supply current	I _{CC}	V _I = V _{CC} or GND I _O = 0 A	5.5 V	25°C	All		2.0	μA
				-55°C to 125°C			20.0	
Input capacitance	C _I	V _I = V _{CC} or GND	5 V	25°C, -55°C to 125°C	All		10	pF
Power dissipation capacitance	C _{pd}	No load, f = 1 MHz		25°C	All	7.3 typical		pF
Switching characteristics								
Propagation delay time, A to Y	t _{PLH}	C _L = 50 pF, See figure 5	3.3 ±0.3 V	25°C	All	1	10.6	ns
						-55°C to 125°C	1	
			5 ±0.5 V	25°C		1	7	
				-55°C to 125°C		1	11	
	t _{PHL}	C _L = 50 pF, See figure 5	3.3 ±0.3 V	25°C	All	1	10.6	ns
						-55°C to 125°C	1	
			5 ±0.5 V	25°C		1	7	
				-55°C to 125°C		1	11	

See footnote at end of table.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/07619
		REV A	PAGE 5


TABLE I. Electrical performance characteristics - Continued. 1/

Test	Symbol	Test conditions <u>3/</u>	Limits			Unit
			Min	Typical	Max	
Noise characteristics <u>4/</u>						
Quiet output, maximum dynamic VOL	VOL(P)			0.5		V
Quiet output, minimum dynamic VOL(V)	VOL(V)			-0.5		V
Quiet output, minimum dynamic VOH	VOH(V)			4.3		V
High level dynamic input voltage VIH(D)	VIH(D)		4			V
Low level dynamic input voltage VIL(D)	VIL(D)				1	V

- 1/ Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design.
- 2/ Over operating temperature range (unless otherwise noted).
- 3/ VCC = 5 V, CL = 50 pF, TA = 25°C.
- 4/ Characteristics are for surface mount packages only.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/07619
		REV A	PAGE 6

Case X



NOTES:

1. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
2. This drawing is subject to change without notice.
3. For dimension D, body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 each side.
4. For dimension E, body width does not include interlead flash. Interlead flash shall not exceed 0.25 each side.
5. Falls within JEDEC MO-153.

FIGURE 1. Case outline.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/07619
		REV A	PAGE 7


Case outline X			
Terminal number	Terminal symbol	Terminal number	Terminal symbol
1	1A	14	VCC
2	1Y	13	6A
3	2A	12	6Y
4	2Y	11	5A
5	3A	10	5Y
6	3Y	9	4A
7	GND	8	4Y

FIGURE 2. Terminal connections.

(Each Inverter)

Input A	Output Y
H	L
L	H


FIGURE 3. Function table.



Positive logic

FIGURE 4. Logic diagram.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/07619
		REV A	PAGE 8



NOTES:

1. C_L includes probe and jig capacitance.
2. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
3. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 3\text{ ns}$, $t_f \leq 3\text{ ns}$.
4. The output are measured one at a time, with one transition per measurement.
5. All parameters and waveforms are not applicable to all devices.

FIGURE 5. Load circuit and voltage waveforms..

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE	CODE IDENT NO.	DWG NO.
	A	16236	V62/07619
	REV	A	PAGE 9

4. VERIFICATION

4.1 Product assurance requirements. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable.

5. PREPARATION FOR DELIVERY

5.1 Packaging. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturer's standard commercial practices for electrostatic discharge sensitive devices.

6. NOTES

6.1 ESDS. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum.

6.2 Configuration control. The data contained herein is based on the salient characteristics of the device manufacturer's data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided.

6.3 Suggested source(s) of supply. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item. DLA Land and Maritime maintains an online database of all current sources of supply at <https://landandmaritimeapps.dla.mil/programs/smcr/>.

Vendor item drawing administrative control number <u>1/</u>	Device manufacturer CAGE code	Top side marking	Vendor part number
V62/07619-01XE	01295	AHCU04M	SN74AHCU04MPWREP

1/ The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation.

CAGE code

01295

Source of supply

Texas Instruments, Inc.
Semiconductor Group
8505 Forest Lane
P.O. Box 660199
Dallas, TX 75243

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/07619
		REV A	PAGE 10