

REVISIONS			
LTR	DESCRIPTION	DATE	APPROVED
A	Update boilerplate to current MIL-PRF-38535 requirements. - PHN	14-08-25	Thomas M. Hess
B	Update document paragraphs to current requirements. - ro	21-07-08	James R. Eschmeyer



**CURRENT DESIGN ACTIVITY CAGE CODE 16236  
HAS CHANGED NAMES TO:  
DLA LAND AND MARITIME  
COLUMBUS, OHIO 43218-3990**

Prepared in accordance with ASME Y14.24

Vendor item drawing


REV																				
PAGE																				
REV	B	B	B	B																
PAGE	18	19	20	21																
REV STATUS OF PAGES	REV				B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B
	PAGE				1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16

<b>PMIC N/A</b>	<b>PREPARED BY</b> Phu H. Nguyen		<b>DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990</b>																	
Original date of drawing YY-MM-DD  06-11-01	<b>CHECKED BY</b> Phu H. Nguyen		<b>TITLE</b> MICROCIRCUIT, DIGITAL-LINEAR, 10 MHz TO 66 MHz, 10:1 LVDS SERIALIZER/DESERIALIZER, MONOLITHIC SILICON																	
	<b>APPROVED BY</b> Thomas M. Hess																			
	<b>SIZE</b> <b>A</b>	<b>CODE IDENT. NO.</b> <b>16236</b>		<b>DWG NO.</b> <b>V62/06677</b>																
	<b>REV</b> <b>B</b>		<b>PAGE 1 OF 21</b>																	

1. SCOPE

1.1 Scope. This drawing documents the general requirements of a high performance 10 MHz to 66 MHz, 10:1 LVDS serializer/deserializer microcircuit, with an operating temperature range of -55°C to +125°C.

1.2 Vendor Item Drawing Administrative Control Number. The manufacturer's PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation:



1.2.1 Device type(s).

<u>Device type</u>	<u>Generic</u>	<u>Circuit function</u>
01	SN65LV1023A-EP	10 MHz to 66 MHz, 10:1 LVDS serializer
02	SN65LV1224B-EP	10 MHz to 66 MHz, 10:1 LVDS deserializer

1.2.2 Case outline(s). The case outline(s) are as specified herein.

<u>Outline letter</u>	<u>Number of pins</u>	<u>JEDEC PUB 95</u>	<u>Package style</u>
X	28	MO-187	Plastic small outline

1.2.3 Lead finishes. The lead finishes are as specified below or other lead finishes as provided by the device manufacture:

<u>Finish designator</u>	<u>Material</u>
A	Hot solder dip
B	Tin-lead plate
C	Gold plate
D	Palladium
E	Gold flash palladium
F	Tin-lead alloy (BGA/CGA)
Z	Other

<b>DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO</b>	SIZE <b>A</b>	CODE IDENT NO. <b>16236</b>	DWG NO. <b>V62/06677</b>
		REV    B	PAGE    2

1.3 Absolute maximum ratings. 1/

Supply voltage range ( VCC to GND) .....	-0.3 V to 4.0 V
LVTTTL input voltage .....	-0.3 V to VCC + 0.3 V
LVTTTL output voltage .....	-0.3 V to VCC + 0.3 V
LVDS receiver input voltage .....	-0.3 V to 3.9 V
LVDS driver output voltage .....	-0.3 V to 3.9 V
LVDS output short circuit duration .....	10 ms
Electrostatic discharge:	
Human body model (HBM) .....	up to 6 kV
Machine model (MM) .....	up to 200 V
Junction temperature .....	150°C
Storage temperature .....	-65°C to 150°C 2/
Lead temperature (soldering, 4 seconds) .....	260°C
Maximum package power dissipation (TA = 25°C) .....	1.27 W
Package derating .....	10.8 mW/°C above 25°C

1.4 Recommended operating conditions.

Supply voltage range ( VCC ) .....	3.0 V to 3.6 V 3/
Receiver input voltage range .....	0 V to 2.4 V
Receiver input common mode range .....	$\frac{V_{ID}}{2}$ to $2.4 - \left(\frac{V_{ID}}{2}\right)$ V
Maximum supply noise voltage .....	100 mVp-p
Operating free air temperature .....	-55°C to +125°C

- 1/ Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- 2/ Long term high temperature storage and/or extended use at maximum operating conditions may result in a reduction of overall device life.
- 3/ By design, DVCC and AVCC are separated internally and does not matter what the difference is for |DVCC-AVCC|, as long as both are within 3 V to 3.6 V.

<b>DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/06677</b>
		REV    B	PAGE    3

## 2. APPLICABLE DOCUMENTS

JEDEC Solid State Technology Association

JEDEC PUB 95 – Registered and Standard Outlines for Semiconductor Devices

(Copies of these documents are available online at <https://www.jedec.org>.)

## 3. REQUIREMENTS

3.1 Marking. Parts shall be permanently and legibly marked with the manufacturer's part number as shown in 6.3 herein and as follows:

- A. Manufacturer's name, CAGE code, or logo
- B. Pin 1 identifier
- C. ESDS identification (optional)

3.2 Unit container. The unit container shall be marked with the manufacturer's part number and with items A and C (if applicable) above.

3.3 Electrical characteristics. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.

3.4 Design, construction, and physical dimension. The design, construction, and physical dimensions are as specified herein.

3.5 Diagrams.

3.5.1 Case outline. The case outline shall be as shown in 1.2.2 and figure 1.

3.5.2 Terminal connections. The terminal connections shall be as shown in figure 2.

3.5.3 Deserializer truth table. The deserializer truth table shall be as shown in figure 3.

3.5.4 Block diagrams. The block diagrams shall be as shown in figure 4.

3.5.5 Timing diagrams and test circuits. The timing diagrams and test circuits shall be as shown in figures 5 through 23.

<b>DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/06677</b>
		<b>REV B</b>	<b>PAGE 4</b>

TABLE I. Electrical performance characteristics. 1/

Test	Symbol	Conditions -55°C ≤ T <sub>A</sub> ≤ 125°C Device type: All Unless otherwise specified	Limits		Unit
			Min	Max	
Serializer LVCMOS/LVTTL DC specifications 2/					
High level input voltage	V <sub>IH</sub>		2	V <sub>CC</sub>	V
Low level input voltage	V <sub>IL</sub>		GND	0.8	V
Input clamp voltage	V <sub>CL</sub>	I <sub>CL</sub> = -18 mA		-1.5	V
Input current 3/	I <sub>IN</sub>	V <sub>IN</sub> = 0 V to 3.6 V	-200	200	μA
Deserializer LVCMOS/LVTTL DC specifications					
High level input voltage	V <sub>IH</sub>		2	V <sub>CC</sub>	V
Low level input voltage	V <sub>IL</sub>		GND	0.8	V
Input clamp voltage	V <sub>CL</sub>	I <sub>CL</sub> = -18 mA		-1.5	V
Input current (pull-up and pull-down resistors on inputs)	I <sub>IN</sub>	V <sub>IN</sub> = 0 V to 3.6 V	-200	200	μA
High level output voltage	V <sub>OH</sub>	I <sub>OH</sub> = -5 mA	2.2	V <sub>CC</sub>	V
Low level output voltage	V <sub>OL</sub>	I <sub>OL</sub> = 5 mA	GND	0.5	V
Output short circuit current	I <sub>OS</sub>	V <sub>OUT</sub> = 0 V		-85	mA
High impedance output current	I <sub>OZ</sub>	$\overline{\text{PWRDN}}$ or REN = 0.8 V, V <sub>OUT</sub> = 0 V or V <sub>CC</sub>	-10	10	μA
Serializer LVDS DC specifications (Apply to pins DO+ and DO-)					
Output differential voltage (DO+)-(DO-)	V <sub>OD</sub>	R <sub>L</sub> = 27 Ω, See figure 22	350		mV
Output differential voltage unbalance	ΔV <sub>OD</sub>			35	mV
Offset voltage	V <sub>OS</sub>		1.1	1.3	V
Offset voltage unbalance	ΔV <sub>OS</sub>			35	mV
Output short circuit current	I <sub>OS</sub>	D <sub>0</sub> = 0 V, D <sub>INx</sub> = high, $\overline{\text{PWRDN}}$ and DEN = 2.4 V		-90	mA
High impedance output current	I <sub>OZ</sub>	$\overline{\text{PWRDN}}$ or DEN = 0.8 V, D <sub>0</sub> = 0 V or V <sub>CC</sub>	-10	10	μA
Power off output current	I <sub>OX</sub>	V <sub>CC</sub> = 0 V, D <sub>0</sub> = 0 V or 3.6 V	-20	25	μA
Output single ended capacitance	C <sub>O</sub>		1 typical		pF
Deserializer LVDS DC specifications (Apply to pins RI+ and RI-)					
Differential threshold high voltage	V <sub>TH</sub>	V <sub>CM</sub> = 1.1 V		50	mV
Differential threshold low voltage	V <sub>TL</sub>		-50		mV
Input current	I <sub>IN</sub>	V <sub>IN</sub> = 2.4 V, V <sub>CC</sub> = 3.6 V or 0 V	-10	15	μA
		V <sub>IN</sub> = 0 V, V <sub>CC</sub> = 3.6 V or 0 V	-10	10	
Input single ended capacitance	C <sub>I</sub>		0.5 typical		pF

See footnote at end of table.

<b>DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO</b>	SIZE <b>A</b>	CODE IDENT NO. <b>16236</b>	DWG NO. <b>V62/06677</b>
		REV      B	PAGE    5

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions -55°C ≤ T <sub>A</sub> ≤ 125°C Device type: All Unless otherwise specified	Limits		Unit
			Min	Max	
Serializer supply current (applies to pins DVCC and AVCC)					
Serializer supply current worst case	I <sub>CCD</sub>	R <sub>L</sub> = 27 Ω, See figure 7	f = 10 MHz	25	mA
			f = 66 MHz	70	
Serializer supply current	I <sub>CCXD</sub>	PWRDN = 0.8 V		500	μA
Deserializer supply current (applies to pins DVCC and AVCC)					
Deserializer supply current worst case	I <sub>CCR</sub>	C <sub>L</sub> = 15 pF, See figure 7	f = 10 MHz	35	mA
			f = 66 MHz	95	
Deserializer supply current, power down	I <sub>CCXR</sub>	PWRDN = 0.8 V, REN = 0.8 V		1	mA
Serializer timing requirement for TCLK					
Transmit clock period	t <sub>TCP</sub>		15.15	100	ns
Transmit clock high time	t <sub>TCH</sub>		0.4T	0.6T	ns
Transmit clock low time	t <sub>TCL</sub>		0.4T	0.6T	ns
TCLK input transition time	T <sub>t(CLK)</sub>			6	ns
TCLK input jitter	t <sub>JIT</sub>	See figure 21		150	ps (RMS)
Frequency tolerance			-100	+100	ppm
Serializer switching characteristics					
LVDS low to high transition time	t <sub>TLH(L)</sub>	R <sub>L</sub> = 27 Ω, C <sub>L</sub> = 10 pF to GND, See figure 8	0.2 typical		ns
LVDS high to low transition time	t <sub>THL(L)</sub>		0.25 typical		ns
DIN0-DIN9 setup to TCLK	t <sub>su(DI)</sub>	R <sub>L</sub> = 27 Ω, C <sub>L</sub> = 10 pF to GND, See figure 11	0.5		ns
DIN0-DIN9 hold from TCLK	t <sub>h(DI)</sub>		4		
DO± high to high impedance state delay	t <sub>d(HZ)</sub>	R <sub>L</sub> = 27 Ω, C <sub>L</sub> = 10 pF to GND, See figure 12	2.5 typical		ns
DO± low to high impedance state delay	t <sub>d(LZ)</sub>		2.5 typical		ns
DO± high to high impedance state to high delay	t <sub>d(ZH)</sub>		5 typical		ns
DO± high to high impedance state to low delay	t <sub>d(ZL)</sub>		6.5 typical		ns
SYNC pulse duration	t <sub>w(SPW)</sub>	R <sub>L</sub> = 27 Ω, See figure 14	6xt <sub>TCP</sub>		ns
Serializer PLL lock time	t <sub>(PLD)</sub>		1026xt <sub>TCP</sub>		ns
Serializer delay	t <sub>d(S)</sub>	R <sub>L</sub> = 27 Ω, See figure 15	t <sub>TCP</sub>	t <sub>TCP</sub> +3	ns
Deterministic jitter	t <sub>DJIT</sub>	R <sub>L</sub> = 27 Ω, C <sub>L</sub> = 10 pF to GND	230 typical		ps
			150 typical		
Random jitter	t <sub>RJIT</sub>	R <sub>L</sub> = 27 Ω, C <sub>L</sub> = 10 pF to GND	10 typical		ps (RMS)

See footnote at end of table.

<b>DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/06677</b>
		REV B	PAGE 6

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions -55°C ≤ TA ≤ 125°C Device type: All Unless otherwise specified	Limits		Unit	
			Min	Max		
Deserializer timing requirement for REFCLK						
REFCLK period	t <sub>RFCP</sub>		15.15	100	ns	
REFCLK duty cycle	t <sub>RFDC</sub>		30%	70%		
REFCLK transition time	t <sub>t(RF)</sub>			6	ns	
Frequency tolerance			-100	+100	ppm	
Deserializer switching characteristics						
Receiver out clock period	t(RCP)	t(RCP) = t(TCP), See figure 15	RCLK	15.15	100	ns
CMOS/TTL low to high transition time	t <sub>TLH(C)</sub>	CL = 15 pF, See figure 9	ROUT0-ROUT9, LOCK, RCLK	1.2 typical		ns
CMOS/TTL high to low transition time	t <sub>THL(C)</sub>			1.1 typical		ns
Deserializer delay	t <sub>d(D)</sub> 5/	TA = 25°C, 3.3 V See figure 16	10 MHz	1.75xt(RCP)+4.2	1.75xt(RCP)+12.6	ns
			66 MHz	1.75xt(RCP)+7.4	1.75xt(RCP)+9.7	
ROUTx data valid before RCLK	t(ROS)	See figure 17	RCLK 10 MHz	0.4xt(RCP)		ns
			RCLK 66 MHz	0.4xt(RCP)		
ROUTx data valid after RCLK	t(ROH)		10 MHz	-0.4xt(RCP)		ns
			66 MHz	-0.4xt(RCP)		
RCLK duty cycle	t(RDC)			40%	60%	ns
High to high impedance state delay	t <sub>d(HZ)</sub>	See figure 18	ROUT0-ROUT9	6.5 typical		ns
Low to high impedance state delay	t <sub>d(LZ)</sub>			4.7 typical		ns
High impedance state to high delay	t <sub>d(HR)</sub>			5.3 typical		ns
High impedance state to low delay	t <sub>d(ZL)</sub>			4.7 typical		ns
Deserializer PLL lock time from PWRDN (with SYNCPAT)	t(DRS1)	See figure 19 and 20 6/	10 MHz		850xtRFCP	μs
			66 MHz		850xtRFCP	
Deserializer PLL lock time from SYNCPAT	t(DRS2)		10 MHz		2	μs
			66 MHz		0.303	
High impedance state to high delay (power up)	t <sub>d(ZHLK)</sub>		LOCK		3	ns
Deserializer noise margin	t <sub>RNM</sub>	See figure 21 7/	10 MHz	3680 typical		ps
			66 MHz	540 typical		

See footnote at end of table.

<b>DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/06677</b>
		REV B	PAGE 7


TABLE I. Electrical performance characteristics – Continued.

- 1/ Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design.
- 2/ Apply to  $D_{IN0}$ - $D_{IN9}$ ,  $TCLK$ ,  $\overline{PWRDN}$ ,  $TCLK\_R/\overline{F}$ ,  $SYNC1$ ,  $SYNC2$ , and  $DEN$ .
- 3/ High  $I_{IN}$  values are due to pullup and pulldown resistors on the inputs.
- 4/ Apply to pins  $\overline{PWRDN}$ ,  $RCLK\_R/\overline{F}$ ,  $REN$ , and  $REFCLK$  = inputs; apply to pins  $ROUTx$ ,  $RCLK$ , and  $\overline{LOCK}$  = outputs (see deserializer truth table)
- 5/ The deserializer delay time for all frequencies does not exceed two serial bit times.
- 6/  $t_{(DSR1)}$  represents the time required for the deserializer to register that a lock has occurred upon power up or when leaving the power down mode.  $t_{(DSR2)}$  represents the time required to register that a lock has occurred for power up and enabled deserializer when the input ( $R/\overline{F}$ ) conditions change from not receiving data to receiving synchronization patterns ( $SYNCPATs$ ). In order to specify deserializer PLL performance,  $t_{(DSR1)}$  and  $t_{(DSR2)}$  are specified with  $REFCLK$  active and stable and specific conditions of  $SYNCPATs$ .
- 7/  $t_{RNM}$  represents the phase noise or jitter that the deserializer can withstand in the incoming data stream before bit errors occur.

<b>DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/06677</b>
		REV    B	PAGE    8



Case X



Dimension					
Symbol	Millimeters		Symbol	Millimeters	
	Min	Max		Min	Max
A		2.00	E	5.00	5.60
A1	0.05		E1	7.40	8.20
b	0.22	0.38	e	0.65 BSC	
c	0.09	0.25	L	0.55	0.95
D	9.90	10.50			

NOTES:

1. This drawing is subject to change without notice.
2. Body dimensions do not include mold flash or protrusion.
3. Falls within JEDEC MO-187 variation DA.

FIGURE 1. Case outline.

DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO	SIZE <b>A</b>	CODE IDENT NO. <b>16236</b>	DWG NO. <b>V62/06677</b>
		REV B	PAGE 9

Case X

Device type 01				Device type 02			
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
1	SYNC1	15	DGND	1	AGND	15	ROUT9
2	SYNC2	16	DGND	2	RCLK_R/ $\bar{F}$	16	ROUT8
3	DIN0	17	AVCC	3	REFCLK	17	ROUT7
4	DIN1	18	AGND	4	AVCC	18	ROUT6
5	DIN2	19	DEN	5	R <sub>I+</sub>	19	ROUT5
6	DIN3	20	AGND	6	R <sub>I-</sub>	20	DGND
7	DIN4	21	DO-	7	$\overline{\text{PWRDN}}$	21	DVCC
8	DIN5	22	DO+	8	REN	22	DGND
9	DIN6	23	AGND	9	RCLK	23	DVCC
10	DIN7	24	$\overline{\text{PWRDN}}$	10	$\overline{\text{LOCK}}$	24	ROUT4
11	DIN8	25	AGND	11	AVCC	25	ROUT3
12	DIN9	26	AVCC	12	AGND	26	ROUT2
13	TCLK_R/ $\bar{F}$	27	DVCC	13	AGND	27	ROUT1
14	TCLK	28	DVCC	14	DGND	28	ROUT0

FIGURE 2. Terminal connections.

Inputs		Outputs		
$\overline{\text{PWRDN}}$	REN	ROUT(0:9) <u>1/</u>	$\overline{\text{LOCK}}$ <u>2/</u>	RCLK <u>1/ 3/</u>
H	H	Z	H	Z
H	H	Active	L	Active
L	X	Z	Z	Z
H	L	Z	Active	Z

- 1/ ROUT and RCLK are 3-stated when  $\overline{\text{LOCK}}$  is asserted high.
- 2/  $\overline{\text{LOCK}}$  output reflects the state of the deserializer with regard to the selected data stream
- 3/ RCLK active indicates the RCLK is running if the deserializer is locked. The timing of RCLK with respect to ROUT is determined by RCLK\_R/ $\bar{F}$ .

FIGURE 3. Deserializer truth table.

<b>DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO</b>	SIZE <b>A</b>	CODE IDENT NO. <b>16236</b>	DWG NO. <b>V62/06677</b>
		REV      B	PAGE    10




FIGURE 4. Block diagrams.




FIGURE 5. Timing diagrams and test circuits.

<b>DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO</b>	SIZE <b>A</b>	CODE IDENT NO. <b>16236</b>	DWG NO. <b>V62/06677</b>
		REV B	PAGE 11




FIGURE 6 Timing diagrams and test circuits.




FIGURE 7 Timing diagrams and test circuits.

<b>DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/06677</b>
		REV    B	PAGE    12




FIGURE 8 Timing diagrams and test circuits.




FIGURE 9 Timing diagrams and test circuits.




FIGURE 10 Timing diagrams and test circuits.

<b>DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/06677</b>
		REV    B	PAGE    13




FIGURE 11 Timing diagrams and test circuits.




FIGURE 12 Timing diagrams and test circuits.




FIGURE 13 Timing diagrams and test circuits.

<b>DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/06677</b>
		REV B	PAGE 14




FIGURE 14 Timing diagrams and test circuits.




FIGURE 15 Timing diagrams and test circuits.

<p><b>DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO</b></p>	<p><b>SIZE A</b></p>	<p><b>CODE IDENT NO. 16236</b></p>	<p><b>DWG NO. V62/06677</b></p>
		<p>REV B</p>	<p>PAGE 15</p>




FIGURE 16 Timing diagrams and test circuits.





FIGURE 17 Timing diagrams and test circuits.


<p><b>DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO</b></p>	<p><b>SIZE A</b></p>	<p><b>CODE IDENT NO. 16236</b></p>	<p><b>DWG NO. V62/06677</b></p>
		<p>REV B</p>	<p>PAGE 16</p>





DESERIALIZER HIGH-IMPEDANCE STATE TEST CIRCUIT AND TIMING

FIGURE 18 Timing diagrams and test circuits.



DESERIALIZER PLL LOCK TIMES AND  $\overline{\text{PWRDN}}$  3-STATE DELAYS

FIGURE 19 Timing diagrams and test circuits.

<p><b>DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO</b></p>	<p><b>SIZE A</b></p>	<p><b>CODE IDENT NO. 16236</b></p>	<p><b>DWG NO. V62/06677</b></p>
		<p>REV B</p>	<p>PAGE 17</p>





FIGURE 20 Timing diagrams and test circuits.


<b>DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/06677</b>
		<b>REV B</b>	<b>PAGE 18</b>



t<sub>SW</sub>: Setup and hold time (Internal data sampling window)  
 t<sub>DJIT</sub>: Serializer output bit position jitter that results from jitter on TCLK  
 t<sub>RNM</sub>: Receiver noise margin time

FIGURE 21 Timing diagrams and test circuits.


<b>DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/06677</b>
		REV    B	PAGE    19



V<sub>OD</sub> DIAGRAM

$V_{OD} = (D_{o+}) - (D_{o-})$   
 Differential output signal is shown as  $(D_{o+}) - (D_{o-})$

FIGURE 22. Timing diagrams and test circuits.



DEVICE STARTUP

FIGURE 23. Timing diagrams and test circuits.

<b>DEFENSE SUPPLY CENTER, COLUMBUS          COLUMBUS, OHIO</b>	<b>SIZE          A</b>	<b>CODE IDENT NO.          16236</b>	<b>DWG NO.          V62/06677</b>
		<b>REV     B</b>	<b>PAGE    20</b>

4. VERIFICATION

4.1 Product assurance requirements. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable.

5. PREPARATION FOR DELIVERY

5.1 Packaging. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturer's standard commercial practices for electrostatic discharge sensitive devices.

6. NOTES

6.1 ESDS. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum.

6.2 Configuration control. The data contained herein is based on the salient characteristics of the device manufacturer's data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided.

6.3 Suggested source(s) of supply. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item. DLA Land and Maritime maintains an online database of all current sources of supply at <https://landandmaritimeapps.dla.mil/Programs/Smcr/>.

Vendor item drawing administrative control number <u>1/</u>	Device manufacturer CAGE code	Top side marking	Vendor part number
V62/06677-01XE	01295	LV1023AMEP	SN65LV1023AMDBREP
V62/06677-02XE	01295	LV1224BMEP	SN65LV1224BMDBREP

1/ The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation.

CAGE code

01295

Source of supply

Texas Instruments, Inc.  
Semiconductor Group  
8505 Forest lane  
P.O. Box 660199  
Dallas, TX 75243

<b>DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/06677</b>
		REV B	PAGE 21