

REVISIONS			
LTR	DESCRIPTION	DATE	APPROVED
A	Update boilerplate to current MIL-PRF-38535 requirements. - PHN	14-01-09	Thomas M. Hess
B	Update boilerplate to current MIL-PRF-38535 requirements. - PHN	21-07-15	Muhammad A. Akbar

CURRENT DESIGN ACTIVITY CAGE CODE 16236
 HAS CHANGED NAMES TO:
 DLA LAND AND MARITIME
 COLUMBUS, OHIO 43218-3990



Prepared in accordance with ASME Y14.24

Vendor item drawing

REV																				
PAGE																				
REV																				
PAGE																				

REV STATUS OF PAGES	REV	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B				
	PAGE	1	2	3	4	5	6	7	8	9	10	11	12	13	14					

PMIC N/A	PREPARED BY Phu H. Nguyen	DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO
----------	------------------------------	---

Original date of drawing YY MM DD 06-06-06	CHECKED BY Phu H. Nguyen	TITLE MICROCIRCUIT, DIGITAL, 3.3 V CAN TRANSCEIVERS, MONOLITHIC SILICON	
	APPROVED BY Thomas M. Hess		
	SIZE A	CODE IDENT. NO. 16236	DWG NO. V62/06629
	REV B		PAGE 1 OF 14

1. SCOPE

1.1 Scope. This drawing documents the general requirements of a high performance 3.3 V can transceivers microcircuit, with an operating temperature range of -55°C to +125°C.

1.2 Vendor Item Drawing Administrative Control Number. The manufacturers PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation:

<u>V62/06629</u>	-	<u>01</u>	<u>X</u>	<u>E</u>
Drawing number		Device type (See 1.2.1)	Case outline (See 1.2.2)	Lead finish (See 1.2.3)

1.2.1 Device type(s).

<u>Device type</u>	<u>Generic</u>	<u>Circuit function</u>
01	SN65HVD230M-EP	3.3 V can transceiver

1.2.2 Case outline(s). The case outlines are as specified herein.

<u>Outline letter</u>	<u>Number of pins</u>	<u>JEDEC PUB 95</u>	<u>Package style</u>
X	8	MS-012	Plastic small outline

1.2.3 Lead finishes. The lead finishes are as specified below or other lead finishes as provided by the device manufacture:

<u>Finish designator</u>	<u>Material</u>
<u>Finish designator</u>	<u>Material</u>
A	Hot solder dip
B	Tin-lead plate
C	Gold plate
D	Palladium
E	Gold flash palladium
F	Tin-lead alloy
Z	Other

DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/06629
		REV B	PAGE 2

1.3 Absolute maximum ratings. 1/

Supply voltage range (VCC)	-0.3 V to 6.0 V
Voltage range at any bus terminal (CANH or CANL)	-7.0 V to 16 V
Voltage input range, transient pulse, CANH and CANL, through 100 Ω (See figure 12)	-25.0 V to 25.0 V
Input voltage range (VI) (D or R)	-0.5 V to VCC + 0.5 V
Electrostatic discharge: Human body model 3/	
CANH, CANL and GND	15 kV
All pins	2.5 kV
Charged device model , All pins 4/	4.0 kV
Continuous total power dissipation	see dissipation rating table
Storage temperature range (TSTG)	-65°C to 150°C
Lead temperature 1.6 mm from case for 10 seconds	260°C
Dissipation rating table:	

Case outline	T _A ≤ 25°C Power rating	Derating factor 5/ Above T _A = 25°C	T _A = 70°C Power rating	T _A = 85°C Power rating	T _A = 125°C Power rating
X	725 mW	5.8 mW/°C	464 mW	377 mW	145 mW

1.4 Recommended operating conditions.

Supply voltage range (VCC):	3.0 V to 3.6 V
Voltage at any bus terminal (common mode) (V _{IC})	-2.0 to 7.0 V 5/
Voltage at any bus terminal (separately) (V _{II})	-2.5 to 7.5 V
Minimum high level input voltage, (V _{IH}) D, R	2.0 V
Maximum low level input voltage, (V _{IL}) D, R	0.8 V
Differential input voltage, (V _{ID}) See figure ?	-6.0 V to 6.0 V
V _(RS)	0.0 V to VCC
V _(RS) for standby or sleep	0.75 VCC to VCC
Rs wave shaping resistance	0 Ω to 100 kΩ
Minimum high level output current, (I _{OH}):	
Driver	-40 mA
Receiver	-8 mA
Maximum low level output current, (I _{OL}):	
Driver	48 mA
Receiver	8 mA
Operating free-air temperature range (TA)	-55°C to +125°C

1/ Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2/ All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

3/ Tested in accordance with JEDEC Standard 22, test method A114-A.

4/ Tested in accordance with JEDEC Standard 22, test method C101

5/ This is the inverse of the junction to ambient thermal resistance when board mounted and with no air flow.

6/ The algebraic convention, in which the least positive (most negative) limit is designated as minimum in used in this data.

DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/06629
		REV B	PAGE 3

2. APPLICABLE DOCUMENTS

- JEDEC PUB 95 – Registered and Standard Outlines for Semiconductor Devices
- JESD22-C101 – Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.
- JESD22-A114 – Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)

(Copies of these documents are available online at <https://www.jedec.org>.)

3. REQUIREMENTS

3.1 Marking. Parts shall be permanently and legibly marked with the manufacturer's part number as shown in 6.3 herein and as follows:

- A. Manufacturer's name, CAGE code, or logo
- B. Pin 1 identifier
- C. ESDS identification (optional)

3.2 Unit container. The unit container shall be marked with the manufacturer's part number and with items A and C (if applicable) above.

3.3 Electrical characteristics. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.

3.4 Design, construction, and physical dimension. The design, construction, and physical dimensions are as specified herein.

3.5 Diagrams.

3.5.1 Case outline. The case outline shall be as shown in 1.2.2 and figure 1.

3.5.2 Terminal connections. The terminal connections shall be as shown in figure 2.

3.5.3 Function table. The Function table shall be as shown in figure 3.

3.5.4 Logic diagram. The logic diagram shall be as shown in figure 4.

3.5.5 Equivalent input and output schematic diagrams. Equivalent input and output schematics diagrams shall be as shown in figures 5.

3.5.6 Voltage waveforms. The voltage waveforms shall be as shown in figures 6-13.

DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/06629
		REV B	PAGE 4

TABLE I. Electrical performance characteristics. 1/

Test		Symbol	Conditions		Limits		Unit	
					Min	Max		
Driver electrical characteristics over recommended operating conditions (unless otherwise noted)								
Bus output voltage	Dominant	V _{OH}	V _I = 0 V, See figure 6 and 8	CANH	2.45	V _{CC}	V	
				CANL	0.5	1.25		
	Recessive	V _{OL}	V _I = 3 V, See figure 6 and 8	CANH	2.3 Typ 2/			
				CANL	2.3 Typ 2/			
Differential output voltage	Dominant	V _{OD(D)}	V _I = 0 V, See figure 6 V _I = 0 V, See figure 7		1.5	3	V	
					1.2	3		
	Recessive	V _{OD(R)}	V _I = 3 V, See figure 6 V _I = 3 V, No load		-120	12	mV	
					-0.5	0.05	V	
High level input current		I _{IH}	V _I = 2 V		-30		µA	
Low level input current		I _{IL}	V _I = 0.8 V		-30		µA	
Short circuit output current		I _{OS}	V _{CANH} = -2 V V _{CANL} = 7 V		-250	250	mA	
					-250	250		
Output current		C _O	See receiver					
Supply current	Standby	Device type 01	I _{CC}	V _(RS) = V _{CC}		600	µA	
	All devices	Dominant		V _I = 0 V, No load	Dominant		17	mA
		Recessive		V _I = V _{CC} , No load	Recessive		17	
Driver switching characteristics at T_A = 25°C (unless otherwise noted)								
Propagation delay time, low to high level output		t _{PLH}	V _(RS) = 0 V R _S with 10 kΩ to ground R _S with 100 kΩ to ground	C _L = 50 pF, See figure 9		85	ns	
						190		
						870		
Propagation delay time, high to low level output		t _{PHL}	V _(RS) = 0 V R _S with 10 kΩ to ground R _S with 100 kΩ to ground	C _L = 50 pF, See figure 9		130		
						205		
						1200		
Pulse skew ((t _{P(HL)} – t _{P(LH)}))		t _{sk(p)}	V _(RS) = 0 V R _S with 10 kΩ to ground R _S with 100 kΩ to ground	C _L = 50 pF, See figure 9		35 Typ		
						60 Typ		
						370 Typ		
Differential output signal rise time		t _r	V _(RS) = 0 V	C _L = 50 pF, See figure 9	25	100		
Differential output signal fall time		t _f			40	80		
Differential output signal rise time		t _r	R _S with 10 kΩ to ground	C _L = 50 pF, See figure 9	75	160		
Differential output signal fall time		t _f			80	150		
Differential output signal rise time		t _r	R _S with 100 kΩ to ground	C _L = 50 pF, See figure 9	350	1200		
Differential output signal fall time		t _f			600	1200		
Receiver electrical characteristics over recommended operating conditions (unless otherwise noted)								
Positive going input threshold voltage		V _{IT+}	3/			900	mV	
Negative going input threshold voltage		V _{IT-}			500			
Hysteresis voltage (V _{IT+} - V _{IT-})		V _{hys}			100 Typ 2/			
High level output voltage		V _{OH}	-6 V ≤ V _{ID} ≤ 500 mV, I _O = -8 mA, See figure 10		2.4			
Low level output voltage		V _{OL}	900 mV ≤ V _{ID} ≤ 6 V, I _O = 8 mA, See figure 10			0.4		

See footnotes at end of table.

DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/06629
		REV B	PAGE 5

TABLE I. Electrical performance characteristics - Continued

Test	Symbol	Condition	Limits		Unit	
			Min	Max		
Receiver electrical characteristics over recommended operating conditions (unless otherwise noted) – Continued.						
Bus input current	I _i	V _{IH} = 7 V	Other input at 0 V, D = 3 V	100	250	μA
		V _{IH} = 7 V, V _{CC} = 0 V		100	350	
		V _{IH} = -2 V		-200	-30	
		V _{IH} = -2 V, V _{CC} = 0 V		-100	-20	
CANH, CANL input capacitance	C _i	Pin to ground, V _(D) = 3 V, V _I = 0.4 sin(4E6πt) + 0.5 V	32 Typ 2/		pF	
Differential input capacitance	C _{diff}	Pin to pin, V _(D) = 3 V, V _I = 0.4 sin(4E6πt) + 0.5 V	16 Typ 2/			
Differential input resistance	R _{diff}	Pin to pin, V _(D) = 3 V	40	100	kΩ	
CANH, CANL input resistance	R _T		20	50		
Supply current	I _{CC}	See Driver				
Receiver switching characteristics at T_A = 25°C (unless otherwise noted)						
Propagation delay time, low to high level output	t _{PLH}	See figure 11		55	ns	
Propagation delay time, high to low level output	t _{PHL}			55		
Pulse skew (t _{P(HL)} – t _{P(LH)})	t _{sk(p)}			10		
Output signal rise time	t _r		1.5 Typ			
Output signal fall time	t _f		1.5 Typ			
Total loop delay, driver input to receiver output	t _(loop)	V _(RS) = 0 V		135		
		R _S with 10 kΩ to ground		175		
		R _S with 100 kΩ to ground		920		
Device control pin characteristics over recommended operating conditions (unless otherwise noted)						
Wake up time from standby mode with R _S	t _(WAKE)	See figure 13		1.5	μS	
Reference output voltage	V _{ref}	-5 μA < I _(Vref) < 5 μA	0.45 V _{CC}	0.55 V _{CC}	V	
		-50 μA < I _(Vref) < 50 μA	0.4 V _{CC}	0.6 V _{CC}		
Input current for high speed	I _(RS)	V _(RS) < 1 V	-450	0	μA	

1/ Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design.


2/ All typical values are at 25°C and with a 3.3 V supply.

3/ Receiver characteristics table Over Common Mode with V_(RS) at 1.2 V

V _{IC}	V _{ID}	V _{CANH}	V _{CANL}	R Output	
-2 V	900 mV	-1.55 V	-2.45 V	L	V _{OH}
7 V	900 mV	8.45 V	6.5 5 V	L	
1 V	6 V	4 V	-2 V	L	
4 V	6 V	7 V	1 V	L	
-2 V	500 mV	-1.75 V	-2.25 V	H	V _{OL}
7 V	500 mV	7.25 V	6.75 V	H	
1 V	-6V	-2 V	4 V	H	
4 V	-6 V	1 V	7 V	H	
X	X	Open	Open	H	

DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/06629
		REV B	PAGE 6

Case X



Dimension									
Symbol	Inches		Millimeters		Symbol	Inches		Millimeters	
	Min	Max	Min	Max		Min	Max	Min	Max
A		.069		1.75	D	.189	.197	4.80	5.00
A1	.004	.010	0.10	0.25	E	.150	.157	3.80	4.00
A2	.010 Typ		0.25 Typ		E1	.228	.244	5.80	6.20
b	.012	.020	0.31	0.51	e	.050 NOM		1.27 NOM	
c	.007	.010	0.17	0.25	L	.016	.050	0.40	1.27

NOTES:

1. This drawing is subject to change without notice.
2. Body dimensions do not include mold flash or protrusion not to exceed 0.15 mm (0.006 inches) per side.
3. Falls within JEDEC MS-012 variation AA.

FIGURE 1. Case outline.

DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/06629
		REV B	PAGE 7

Case X

Terminal number	Terminal symbol	Description
1	D	Driver input
2	GND	Ground
3	V _{CC}	Supply voltage
4	R	Receiver output
5	V _{REF}	Reference output
6	CANL	Low bus output
7	CANH	High bus output
8	R _s	Standby/slope control

FIGURE 2. Terminal connections.

Driver				
Input D	R _s	Output		Bus state
		CANH	CANL	
L	V _(RS) < 1.2 V	H	L	Dominant
H		Z	Z	Recessive
Open	X	Z	Z	Recessive
X	V _(RS) > 0.75 V _{CC}	Z	Z	Recessive

Receiver		
Differential input	R _s	Output R
V _{ID} ≥ 0.9 V	X	L
0.5 V < V _{ID} < 0.9 V	X	?
V _{ID} ≤ 0.5 V	X	H
Open	X	H

Transceiver modes	
V _(RS)	Operating mode
V _(RS) > 0.75 V _{CC}	Standby
10 kΩ to 100 kΩ to ground	Slope control
V _(RS) < 1 V	High speed (no slope control)

H = High level
 L = Low level
 X = Irrelevant
 ? = Indeterminate

FIGURE 3. Function table.

DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/06629
		REV B	PAGE 8




FIGURE 4. Logic diagram.






FIGURE 5. Equivalent input and output schematic diagrams.

<p>DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO</p>	<p>SIZE A</p>	<p>CODE IDENT NO. 16236</p>	<p>DWG NO. V62/06629</p>
		<p>REV B</p>	<p>PAGE 9</p>




Driver voltage and current definitions

FIGURE 6. Voltage waveforms.



Driver V_{OD}



FIGURE 7. Voltage waveforms.



Driver output voltage definitions

FIGURE 8. Voltage waveforms.

<p>DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO</p>	<p>SIZE A</p>	<p>CODE IDENT NO. 16236</p>	<p>DWG NO. V62/06629</p>
		<p>REV B</p>	<p>PAGE 10</p>




Driver test circuit and voltage waveforms

Notes:

1. The input pulse is supplied by a generator having the following characteristics: PRR \leq 500 kHz, 50% duty cycle, $t_r \leq 6$ ns, $t_f \leq 6$ ns, $Z_o = 50 \Omega$.
2. C_L includes probe and jig capacitance.


FIGURE 9. Voltage waveforms.



Receiver voltage and current definitions

FIGURE 10. Voltage waveforms.

<p>DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO</p>	<p>SIZE A</p>	<p>CODE IDENT NO. 16236</p>	<p>DWG NO. V62/06629</p>
		<p>REV B</p>	<p>PAGE 11</p>




Receiver test circuit and voltage waveforms

Notes:

1. The input pulse is supplied by a generator having the following characteristics: PRR \leq 500 kHz, 50% duty cycle, $t_r \leq 6$ ns, $t_f \leq 6$ ns, $Z_o = 50 \Omega$.
2. C_L includes probe and jig capacitance.



FIGURE 11. Voltage waveforms.



Over voltage protection

FIGURE 12. Voltage waveforms.

<p>DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO</p>	<p>SIZE A</p>	<p>CODE IDENT NO. 16236</p>	<p>DWG NO. V62/06629</p>
		<p>REV B</p>	<p>PAGE 12</p>



$t_{(WAKE)}$ test circuit and voltage waveforms

FIGURE 13. Voltage waveforms.

DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/06629
		REV B	PAGE 13

4. VERIFICATION

4.1 Product assurance requirements. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable.

5. PREPARATION FOR DELIVERY

5.1 Packaging. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturer's standard commercial practices for electrostatic discharge sensitive devices.

6. NOTES

6.1 ESDS. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum.

6.2 Configuration control. The data contained herein is based on the salient characteristics of the device manufacturer's data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided.

6.3 Suggested source(s) of supply. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item. DLA Land and Maritime maintains an online database of all current sources of supply at <https://landandmaritimeapps.dla.mil/programs/smcr/>.

Vendor item drawing administrative control number <u>1/</u>	Device manufacturer CAGE code	Vendor part number	Top side marking
V62/06629-01XE	01295	SN65HVD230MDREP	HV230M

1/ The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation.

CAGE code

01295

Source of supply

Texas Instruments, Inc.
Semiconductor Group
8505 Forest lane
P.O. Box 660199
Dallas, TX 75243

DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/06629
		REV B	PAGE 14