

1. SCOPE

1.1 Scope. This drawing documents the general requirements of a high performance current mode PWM controller microcircuit, with an operating temperature range of -55°C to +125°C.

1.2 Vendor Item Drawing Administrative Control Number. The manufacturer's PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation:

<u>V62/06606</u> Drawing number	-	<u>01</u> Device type (See 1.2.1)	<u>X</u> Case outline (See 1.2.2)	<u>E</u> Lead finish (See 1.2.3)
---------------------------------------	---	-----------------------------------------	-----------------------------------------	----------------------------------------

1.2.1 Device type(s).

<u>Device type</u>	<u>Generic</u>	<u>Circuit function</u>
01	UC1846-EP	Current mode PWM controller

1.2.2 Case outline(s). The case outlines are as specified herein.

<u>Outline letter</u>	<u>Number of pins</u>	<u>JEDEC PUB 95</u>	<u>Package style</u>
X	16	MS-013	Plastic small outline

1.2.3 Lead finishes. The lead finishes are as specified below or other lead finishes as provided by the device manufacturer:

<u>Finish designator</u>	<u>Material</u>
A	Hot solder dip
B	Tin-lead plate
C	Gold plate
D	Palladium
E	Gold flash palladium
Z	Other

DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/06606
		REV B	PAGE 2

1.3 Absolute maximum ratings. 1/ 2/

Maximum supply voltage (V_{IN}).....	40.0 V
Maximum collector supply voltage (V_C)	40.0 V
Output current, source or sink (I_O)	500 mA
Analog inputs	-0.3 V to V_{IN}
Maximum reference output current (V_{REF})	-30 mA
Maximum synchronous output current (S_{YNC})	-5 mA
Maximum error amplifier output current ($COMP$)	-5 mA
Maximum soft start sink current ($C/S SS$)	50 Ma
Maximum oscillator charging current (R_T)	5 mA
Maximum power dissipation:	
$T_A = 25^\circ C$	1000 mW
$T_C = 25^\circ C$	2000 mW
Storage temperature range (T_{STG}).....	-65°C to 150°C
Lead temperature (soldering, 10 s)	300°C

2. APPLICABLE DOCUMENTS

JEDEC – SOLID STATE TECHNOLOGY ASSOCIATION (JEDEC)

JEP95 – Registered and Standard Outlines for Semiconductor Devices

(Copies of these documents are available online at <http://www.jedec.org> or from JEDEC – Solid State Technology Association, 3103 North 10th Street, Suite 240–S, Arlington, VA 22201-2107).

3. REQUIREMENTS

3.1 Marking. Parts shall be permanently and legibly marked with the manufacturer’s part number as shown in 6.3 herein and as follows:

- A. Manufacturer’s name, CAGE code, or logo
- B. Pin 1 identifier
- C. ESDS identification (optional)

3.2 Unit container. The unit container shall be marked with the manufacturer’s part number and with items A and C (if applicable) above.

3.3 Electrical characteristics. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.

3.4 Design, construction, and physical dimension. The design, construction, and physical dimensions are as specified herein.

1/ Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2/ All voltages are with respect to ground. Currents are positive into, negative out of the specified terminal.

DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/06606
		REV B	PAGE 3

3.5 Diagrams.

3.5.1 Case outline. The case outline shall be as shown in 1.2.2 and figure 1.

3.5.2 Terminal connections. The terminal connections shall be as shown in figure 2.

3.5.3 Block diagram. The block diagram shall be as shown in figure 3.

3.5.4 Device life at elevated temperature. The device life at elevated temperature shall be as shown in figure 4.

DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/06606
		REV B	PAGE 4

TABLE I. Electrical performance characteristics. 1/

Test	Conditions 2/	Limits		Unit
		Min	Max	
Reference				
Output voltage	$T_J = 25^\circ\text{C}$, $I_O = 1\text{ mA}$	5.05	5.15	V
Line regulation	$V_{IN} = 8\text{ V to }40\text{ V}$		20	mV
Load regulation	$I_L = 1\text{ mA to }10\text{ mA}$		15	mV
Temperature stability	Over operating range 3/	0.4 Typ		mV/°C
Total output variation	Line, load, and temperature 3/	5.0	5.2	V
Output noise voltage	$10\text{ Hz} \leq f \leq 10\text{ kHz}$, $T_J = 25^\circ\text{C}$ 3/	100 Typ		μV
Long term stability	$T_J = 125^\circ\text{C}$, 1000 h	5 Typ		mV
Short circuit output current	$V_{REF} = 0\text{ V}$	-10		mA
Oscillator				
Initial accuracy	$T_J = 25^\circ\text{C}$	39	47	kHz
Voltage stability	$V_{IN} = 8\text{ V to }40\text{ V}$		2	%
Temperature stability	Over operating range 3/	-1 Typ		%
Sync output high level		3.9		V
Sync output low level			2.5	V
Sync input high level	Pin 8 = 0 V	3.9		V
Sync input low level	Pin 8 = 0 V		2.5	V
Sync input current	Sync voltage = 3.9 V, Pin 8 = 0 V		1.5	mA
Error Amplifier				
Input offset voltage			5	mV
Input bias current			-1	μA
Input offset current			250	nA
Common mode range	$V_{IN} = 8\text{ V to }40\text{ V}$	0	$V_{IN} - 2$	V
Open loop voltage gain	$\Delta V_O = 1.2\text{ V to }3\text{ V}$, $V_{CM} = 2\text{ V}$	80		dB
Unity gain bandwidth	$T_J = 25^\circ\text{C}$ 3/	0.7		MHz
CMRR	$V_{CM} = 0\text{ V to }38\text{ V}$, $V_{IN} = 40\text{ V}$	75		dB
PSRR	$V_{IN} = 8\text{ V to }40\text{ V}$	80		dB
Output sink current	$V_{ID} = -15\text{ mV to }-5\text{ V}$, $V_{PIN7} = 1.2\text{ V}$	2		mA
Output source current	$V_{ID} = -15\text{ mV to }-5\text{ V}$, $V_{PIN7} = 2.5\text{ V}$	-0.4		mA
High level output voltage	$R_L = 15\text{ k}\Omega$ (pin 7)	4.3		V
Low level output voltage	$R_L = 15\text{ k}\Omega$ (pin 7)		1	V

See footnotes at end of table.

DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/06606
		REV B	PAGE 5

TABLE I. Electrical performance characteristics – Continued.

Test	Conditions 2/	Limits		Unit
		Min	Max	
Current sense amplifier				
Amplifier gain	$V_{PIN3} = 0\text{ V}$, Pin 1 open 4/ 5/	2.5	3	V
Maximum differential input signal ($V_{PIN4} - V_{PIN3}$)	Pin 1 open 4/, R_L (pin 7) = 15 kW	1.1		V
Input offset voltage	$V_{PIN1} = 0.5\text{ V}$, Pin 7 open 4/		25	mV
CMRR	$V_{CM} = 1\text{ V to }12\text{ V}$	60		dB
PSRR	$V_{IN} = 8\text{ V to }40\text{ V}$	60		dB
Input bias current	$V_{PIN1} = 0.5\text{ V}$, Pin 7 open 4/		-10	μA
Input offset current	$V_{PIN1} = 0.5\text{ V}$, Pin 7 open 4/		1	μA
Input common mode range		0	$V_{IN} - 3$	V
Delay to outputs	$T_J = 25^\circ\text{C}$ 3/		500	ns
Current limit adjust				
Current limit offset	$V_{PIN3} = 0\text{ V}$, $V_{PIN4} = 0\text{ V}$, Pin 7 open 4/	0.45	0.55	V
Input bias current	$V_{PIN5} = V_{REF}$, $V_{PIN6} = 0\text{ V}$		-30	μA
Shutdown terminal				
Threshold voltage		250	400	mV
Input voltage range		0	V_{IN}	V
Minimum, latching current (I_{PIN1}) 6/		3		mA
Maximum nonlatching current (I_{PIN1}) 7/			0.8	mA
Delay to outputs	$T_J = 25^\circ\text{C}$ 3/		600	ns
Output				
Collector emitter voltage		40		V
Collector leakage current	$V_C = 40\text{ V}$		200	μA
Output low level	$I_{SINK} = 20\text{ mA}$		0.4	V
	$I_{SINK} = 100\text{ mA}$		2.1	
Output high level	$I_{SOURCE} = 20\text{ mA}$	13		V
	$I_{SOURCE} = 100\text{ mA}$	12		
Rise time	$C_L = 1\text{ nF}$, $T_J = 25^\circ\text{C}$ 3/		300	ns
Fall time			300	
Undervoltage lockout				
Start up threshold			8	V
Threshold hysteresis		0.75 Typ		V
Total standby current				
Supply current			21	mA

1/ Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design.

2/ $T_A = -55^\circ\text{C to }150^\circ\text{C}$, $V_{IN} = 15\text{ V}$, $R_T = 10\text{ k}$, $C_T = 4.7\text{ nF}$, $T_A = T_J$ (unless otherwise noted).

3/ These parameters, although specified over the recommended operating conditions, are not 100% tested in production.

4/ Parameter measured at trip point of latch with $V_{PIN5} = V_{REF}$, $V_{PIN6} = 0\text{ V}$.


5/ Amplifier gain defined as: $\left(\frac{\Delta V_{PIN7}}{\Delta V_{PIN4}}\right)$ where $V_{PIN4} = 0\text{ to }1\text{ V}$.

6/ Current into Pin 1 is ensured to latch circuit in shutdown state.

7/ Current into Pin 1 is ensured not to latch circuit in shutdown state.

DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/06606
		REV B	PAGE 6

Case X



Dimension									
Symbol	Inches		Millimeters		Symbol	Inches		Millimeters	
	Min	Max	Min	Max		Min	Max	Min	Max
A		.104		2.65	E	.291	.299	7.40	7.60
A1	.004	.012	0.10	0.30	E1	.393	.419	9.97	10.63
b	.012	.020	0.31	0.51	e	0.50 NOM		1.27 NOM	
c	.008	.013	0.20	0.33	L	.016	.050	0.40	1.27
D	.398	.413	10.10	10.50					

NOTES:

1. This drawing is subject to change without notice.
2. Body dimensions do not include mold flash or protrusion not to exceed 0.15 mm (0.006 inches) per side.
3. Falls within JEDEC MS-013 variation AA.

FIGURE 1. Case outline.

DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/06606
		REV B	PAGE 7

Case X

Terminal number	Terminal symbol	Terminal number	Terminal symbol
1	C/S SS	9	R _T
2	V _{REF}	10	Sync
3	C/S-	11	A Out
4	C/S+	12	GND
5	E/A+	13	V _C
6	E/A-	14	B Out
7	COMP	15	V _{IN}
8	C _T	16	Shutdown

FIGURE 2. Terminal connections.




FIGURE 3. Block diagram.

DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/06606
		REV B	PAGE 8




FIGURE 4. Device life at elevated temperature.

DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/06606
		REV B	PAGE 9

4. VERIFICATION

4.1 Product assurance requirements. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable.

5. PREPARATION FOR DELIVERY

5.1 Packaging. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturer's standard commercial practices for electrostatic discharge sensitive devices.

6. NOTES

6.1 ESDS. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum.

6.2 Configuration control. The data contained herein is based on the salient characteristics of the device manufacturer's data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided.

6.3 Suggested source(s) of supply. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item. DLA Land and Maritime maintains an online database of all current sources of supply at <http://www.landandmaritime.dla.mil/Programs/Smcr/>.

Vendor item drawing administrative control number <u>1/</u>	Device manufacturer CAGE code	Vendor part number	Top side marking
V62/06606-01XE	01295	UC1846MDWREP	UC1846MEP

1/ The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation.

CAGE code

01295

Source of supply

Texas Instruments, Inc.
 Semiconductor Group
 8505 Forest lane
 P.O. Box 660199
 Dallas, TX 75243
 Point of contact: U.S. Highway 75 South
 P.O. Box 84, M/S 853
 Sherman, TX 75090-9493

DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/06606
		REV B	PAGE 10