




1. SCOPE

1.1 Scope. This drawing documents the general requirements of a high performance floating-point digital signal processor microcircuit, with an operating temperature range of -55°C to +125°C.

1.2 Vendor Item Drawing Administrative Control Number. The manufacturer's PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation:



1.2.1 Device type(s).

<u>Device type</u>	<u>Generic</u>	<u>Circuit function</u>
01	320C32-50EP	Digital signal processor
02	320C32-60EP	Digital signal processor

1.2.2 Case outline(s). The case outlines are as specified herein.

<u>Outline letter</u>	<u>Number of pins</u>	<u>JEDEC PUB 95</u>	<u>Package style</u>
X	144	JEDEC MS-022	Plastic quad flat pack

1.2.3 Lead finishes. The lead finishes are as specified below or other lead finishes as provided by the device manufacturer:

<u>Finish designator</u>	<u>Material</u>
A	Hot solder dip
B	Tin-lead plate
C	Gold plate
D	Palladium
E	Gold flash palladium
F	Tin-lead alloy
Z	Other

<b>DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO</b>	SIZE <b>A</b>	CODE IDENT NO. <b>16236</b>	DWG NO. <b>V62/03616</b>
		REV    C	PAGE    2

1.3 Absolute maximum ratings. 1/

Supply voltage range ( $V_{CC}$ ) .....	-0.3 V to +7.0 V	2/
DC input voltage range ( $V_{IN}$ ) .....	-0.3 V to +7.0 V	
DC output voltage range ( $V_O$ ) .....	-0.3 V to +7.0 V	
Continuous power dissipation ( $P_D$ ) .....	1.95 W	3/
Operating case temperature range ( $T_C$ ) .....	-55°C to +125°C	
Storage temperature range ( $T_{STG}$ ) .....	-55°C to +150°C	

1.4 Recommended operating conditions. 4/ 5/

Supply voltage range ( $V_{DD}$ , $V_{DDL}$ ) .....	+4.75 V to +5.25 V	
High-level input voltage range ( $V_{IH}$ ):		
CLKIN .....	+2.6 V to $V_{DD} + 0.3$ V	6/
All other inputs .....	+2.0 V to $V_{DD} + 0.3$ V	6/
Low-level input voltage range ( $V_{IL}$ ) .....	-0.3 V to 0.8 V	6/
Maximum high-level output current ( $I_{OH}$ ) .....	-300 $\mu$ A	
Maximum low-level output current ( $I_{OL}$ ) .....	+2 mA	
Case operating temperature range ( $T_C$ ) .....	-55°C to +125°C	7/

2. APPLICABLE DOCUMENTS

JEDEC – SOLID STATE TECHNOLOGY ASSOCIATION (JEDEC)

JEP95 – Registered and Standard Outlines for Semiconductor Devices

(Applications for copies should be addressed to the Electronic Industries Alliance, 2500 Wilson Boulevard, Arlington, VA 22201-3834 or online at <https://www.jedec.org>)

1/ Stresses beyond those listed under “absolute maximum rating” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2/ All voltage values are with respect to  $V_{SS}$ .

3/ This value calculated for the C32-40. Actual operating power is less. This value was obtained under specially produced worst-case test conditions which are not sustained during normal device operation. These conditions consist of continuous parallel writes of a checkerboard pattern to the external bus at the maximum rate possible. See normal ( $I_{DD}$ ) current specification in table I.

4/ All input and output voltage levels are TTL compatible.

5/ Use of this product beyond the manufacturers design rules or stated parameters is done at the user’s risk. The manufacturer and/or distributor maintain no responsibility or liability for product used beyond the stated limits.

6/ Maximum  $V_{IH}$  and minimum  $V_{IL}$  are not production tested.

7/  $T_C$  MAX at maximum rated operating conditions at any point on case.  $T_C$  MIN at initial (time zero) power-up.

<b>DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/03616</b>
		REV C	PAGE 3

3. REQUIREMENTS

3.1 Marking. Parts shall be permanently and legibly marked with the manufacturer's part number as shown in 6.3 herein and as follows:

- A. Manufacturer's name, CAGE code, or logo
- B. Pin 1 identifier
- C. ESDS identification (optional)

3.2 Unit container. The unit container shall be marked with the manufacturer's part number and with items A and C (if applicable) above.

3.3 Electrical characteristics. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.

3.4 Design, construction, and physical dimension. The design, construction, and physical dimensions are as specified herein.

3.5 Diagrams.

3.5.1 Case outline(s). The case outline(s) shall be as shown in 1.2.2 and figure 1.

3.5.2 Terminal connections. The terminal connections shall be as specified on figure 2.

3.5.3 Block diagram. The block diagram shall be as specified on figure 3.

3.5.4 Load circuit and timing waveforms. The load circuit and timing waveforms shall be as specified on figure 4.

<b>DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/03616</b>
		REV C	PAGE 4

TABLE I. Electrical performance characteristics. 1/

Test	Symbol	Conditions	V <sub>DD</sub>	Temperature, T <sub>C</sub>	Device type	Limits		Unit		
						Min	Max			
High level output voltage	V <sub>OH</sub>	I <sub>OH</sub> = -300 μA	5.0 V	25°C	All	3.0		V		
			4.75 V	-55°C to +125°C		2.4				
Low level output voltage	V <sub>OL</sub>	I <sub>OL</sub> = 2 mA	5.0 V	25°C			0.3	V		
			4.75 V	-55°C to +125°C			0.8			
High impedance state output current	I <sub>OZ</sub>		5.25 V	-55°C to +125°C			-20	20	μA	
Input current	I <sub>I</sub>	V <sub>I</sub> = 0 to V <sub>DD</sub>	<u>2/</u>	-55°C to +125°C			-10	10	μA	
Supply current	I <sub>DD</sub>	f <sub>X</sub> = 50 MHz	5.25 V	25°C				200	mA	
				-55°C to +125°C				425		
		f <sub>X</sub> = 60 MHz	5.25 V	25°C					225	μA
				-55°C to +125°C					475	
Input capacitance	C <sub>I</sub>	CLKIN	<u>2/</u>	-55°C to +125°C			25	pF		
		All other inputs <u>3/</u>							15	
Output capacitance	C <sub>O</sub>	<u>3/</u>	<u>2/</u>	-55°C to +125°C			20			

Timing for CLKIN [Q=t<sub>c(CI)</sub>]

Fall time, CLKIN <u>3/ 4/</u>	t <sub>f(CI)</sub>	See figure 4, 1	<u>2/</u>	-55°C to +125°C	1		5	ns
					2		4	
Pulse duration, CLKIN low <u>4/</u>	t <sub>w(CIL)</sub>	See figure 4, 2 Q = min	<u>2/</u>	-55°C to +125°C	1	7		ns
					2	6		
Pulse duration, CLKIN high <u>4/</u>	t <sub>w(CIH)</sub>	See figure 4, 3 Q = min	<u>2/</u>	-55°C to +125°C	1	8		ns
					2	6		
Rise time, CLKIN <u>3/ 4/</u>	t <sub>r(CI)</sub>	See figure 4, 4	<u>2/</u>	-55°C to +125°C	1		5	ns
					2		4	
Cycle time, CLKIN <u>4/</u>	t <sub>c(CI)</sub>	See figure 4, 5	<u>2/</u>	-55°C to +125°C	1	20	303	ns
					2	16.67	303	

See footnotes at end of table.

<b>DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/03616</b>
		REV C	PAGE 5

TABLE I. Electrical performance characteristics - Continued. 1/

Test	Symbol	Conditions	V <sub>DD</sub>	Temperature, T <sub>C</sub>	Device type	Limits		Unit
						Min	Max	
Switching characteristics for H1 and H3 over recommended operating conditions (unless otherwise noted)								
Fall time, H1/H3	t <sub>r(H)</sub>	See figure 4, 6	2/	-55°C to +125°C	1		3	ns
					2		3	
Pulse duration, H1/H3 low	t <sub>w(HL)</sub>	See figure 4, 7			1	Q-5		ns
					2	Q-4		
Pulse duration, H1/H3 high	t <sub>w(HH)</sub>	See figure 4, 8			1	Q-6		ns
					2	Q-5		
Rise time, H1/H3	t <sub>r(H)</sub>	See figure 4, 9			1		3	ns
					2		3	
Delay time, H1/H3 low to H1/H3 high	t <sub>d(HL-HH)</sub>	See figure 4, 9.1			1	0 <u>3/</u>	4	ns
					2	0 <u>3/</u>	4	
Cycle time, H1/H3	t <sub>c(H)</sub>	See figure 4, 10			1	40	606	ns
					2	33.33	606	
Memory-read-cycle and memory-write-cycle timing ( <u>STRBx</u> )								
Delay time, H1 low to <u>STRBx</u> low	t <sub>d(H1L-SL)</sub>	See figure 4, 11	2/	-55°C to +125°C	1	0 <u>3/</u>	9	ns
					2	0 <u>3/</u>	7	
Delay time, H1 low to <u>STRBx</u> high	t <sub>d(H1L-SH)</sub>	See figure 4, 12			1	0 <u>3/</u>	9	ns
					2	0 <u>3/</u>	7	
Delay time, H1 high to <u>R/W</u> low (read)	t <sub>d(H1H-RWL)</sub>	See figure 4, 13			1	0 <u>3/</u>	9	ns
					2	0 <u>3/</u>	8	
Delay time, H1 low to A valid	t <sub>d(H1L-A)</sub>	See figure 4, 14			1	0 <u>3/</u>	9	ns
					2	0 <u>3/</u>	7	
Setup time, D valid before H1 low (read)	t <sub>su(D)R</sub>	See figure 4, 15			1	10		ns
					2	10		
Hold time, D after H1 low (read)	t <sub>h(D)R</sub>	See figure 4, 16			1	0		ns
					2	0		
Setup time, <u>RDY</u> before H1 low	t <sub>d(RDY)</sub>	See figure 4, 17			1	19		ns
					2	17		

See footnotes at end of table.

<b>DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/03616</b>
		REV C	PAGE 6

TABLE I. Electrical performance characteristics - Continued. 1/

Test	Symbol	Conditions	V <sub>DD</sub>	Temperature, T <sub>C</sub>	Device type	Limits		Unit
						Min	Max	
Hold time, $\overline{\text{RDY}}$ after H1 low	$t_{h(\text{RDY})}$	See figure 4, 18	<u>2/</u>	-55°C to +125°C	1	0		ns
					2	0		
Delay time, H1 high to R/W high (write)	$t_{d(\text{H1H-RWH})}$	See figure 4, 19			1		9	ns
					2		8	
Valid time, D after H1 low (write)	$t_{v(\text{D})\text{W}}$	See figure 4, 20			1		14	ns
					2		12	
Hold time, D after H1 high (write) <u>4/</u>	$t_{h(\text{D})\text{W}}$	See figure 4, 21			1	0 <u>3/</u>		ns
					2	0 <u>3/</u>		
Delay time, H1 high to A valid on back-to-back write cycles	$t_{d(\text{H1H-A})}$	See figure 4, 22			1		9	ns
					2		8	

Memory-read-cycle timing using  $\overline{\text{IOSTRB}}$

Delay time, H3 low to $\overline{\text{IOSTRB}}$ low	$t_{d(\text{H3L-IOSL})}$	See figure 4, 11.1	<u>2/</u>	-55°C to +125°C	1	0 <u>3/</u>	9	ns
					2	0 <u>3/</u>	8	
Delay time, H3 low to $\overline{\text{IOSTRB}}$ high	$t_{d(\text{H3L-IOSH})}$	See figure 4, 12.1			1	0 <u>3/</u>	9	ns
					2	0 <u>3/</u>	8	
Delay time, H1 low to R/W high	$t_{d(\text{H1L-RWL})}$	See figure 4, 13.1			1	0 <u>3/</u>	9	ns
					2	0 <u>3/</u>	8	
Delay time, H1 low to A valid	$t_{d(\text{H1L-A})}$	See figure 4, 14.1			1	0 <u>3/</u>	9	ns
					2	0 <u>3/</u>	8	
Setup time, D before H1 high	$t_{su(\text{D})\text{R}}$	See figure 4, 15.1			1	10		ns
					2	9		
Hold time, D after H1 high	$t_{h(\text{D})\text{R}}$	See figure 4, 16.1			1	0		ns
					2	0		
Setup time, $\overline{\text{RDY}}$ before H1 high	$t_{su(\text{RDY})}$	See figure 4, 17.1			1	8		ns
					2	7		
Hold time, $\overline{\text{RDY}}$ after H1 high	$t_{h(\text{RDY})}$	See figure 4, 18.1			1	0		ns
					2	0		

See footnotes at end of table.

<b>DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/03616</b>
		REV C	PAGE 7

TABLE I. Electrical performance characteristics - Continued. 1/

Test	Symbol	Conditions	V <sub>DD</sub>	Temperature, T <sub>C</sub>	Device type	Limits		Unit
						Min	Max	
Memory-write-cycle timing using $\overline{\text{IOSTRB}}$								
Delay time, H1 low to R/W low	t <sub>d(H1L-RWH)</sub>	See figure 4, 23	<u>2/</u>	-55°C to +125°C	1	0 <u>3/</u>	9	ns
					2	0 <u>3/</u>	8	
Valid time, D after H1 high	t <sub>v(D)W</sub>	See figure 4, 24	<u>2/</u>	-55°C to +125°C	1		14	ns
					2		12	
Hold time, D after H1 low	t <sub>h(D)W</sub>	See figure 4, 25	<u>2/</u>	-55°C to +125°C	1	0		ns
					2	0		
Timing for XF0 and XF1 when executing LDFI or LDII								
Delay time, H3 high to XF0 low	t <sub>d(H3H-XF0L)</sub>	See figure 4, 38	<u>2/</u>	-55°C to +125°C	1		12	ns
					2		11	
Setup time, XF1 before H1 low	t <sub>su(XF1)</sub>	See figure 4, 39	<u>2/</u>	-55°C to +125°C	1	9		ns
					2	8		
Hold time, XF1 after H1 low	t <sub>h(XF1)</sub>	See figure 4, 40	<u>2/</u>	-55°C to +125°C	1	0		ns
					2	0		
Timing for XF0 when executing STFI or STII <u>5/</u>								
Delay time, H3 high to XF0 high	t <sub>d(H3H-XF0H)</sub>	See figure 4, 41	<u>2/</u>	-55°C to +125°C	1		12	ns
					2		11	
Timing for XF0 and XF1 when executing SIGI								
Delay time, H3 high to XF0 low	t <sub>d(H3H-XF0L)</sub>	See figure 4, 41.1	<u>2/</u>	-55°C to +125°C	1		12	ns
					2		11	
Delay time, H3 high to XF0 high	t <sub>d(H3H-XF0H)</sub>	See figure 4, 42	<u>2/</u>	-55°C to +125°C	1		12	ns
					2		11	
Setup time, XF1 before H1 low	t <sub>su(XF1)</sub>	See figure 4, 43	<u>2/</u>	-55°C to +125°C	1	9		ns
					2	8		
Hold time, XF1 after H1 low	t <sub>h(XF1)</sub>	See figure 4, 44	<u>2/</u>	-55°C to +125°C	1	0		ns
					2	0		

See footnotes at end of table.

<b>DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/03616</b>
		REV C	PAGE 8



TABLE I. Electrical performance characteristics - Continued. 1/

Test	Symbol	Conditions	V <sub>DD</sub>	Temperature, T <sub>C</sub>	Device type	Limits		Unit
						Min	Max	
Timing for loading XF register when configured as an output pin								
Valid time, H3 high to XF valid	t <sub>v(H3H-XF)</sub>	See figure 4, 45	2/	-55°C to +125°C	1		12	ns
					2		11	
Timing of XF changing from output to input mode								
Hold time, XF after H3 high 3/	t <sub>h(H3H-XF01)</sub>	See figure 4, 46	2/	-55°C to +125°C	1		12	ns
					2		11	
Setup time, XF before H1 low	t <sub>su(XF)</sub>	See figure 4, 47			1	9		ns
					2	8		
Hold time, XF after H1 low	t <sub>h(XF)</sub>	See figure 4, 48			1	0		ns
					2	0		
Timing of XF changing from input to output mode								
Delay time, H3 high to XF switching from input to output	t <sub>d(H3H-XFIO)</sub>	See figure 4, 49	2/	-55°C to +125°C	1		17	ns
					2		15	
Timing for $\overline{\text{RESET}}$ [Q = t <sub>c(CI)</sub> ]								
Setup time, $\overline{\text{RESET}}$ before CLKIN low	t <sub>su(RESET)</sub>	See figure 4, 50	2/	-55°C to +125°C	1	10	Q 3/	ns
					2	7	Q 3/	
Delay time, CLKIN high to H1 high	t <sub>d(CLKINH-H1H)</sub>	See figure 4, 51			1	2	10	ns
					2	2	10	
Delay time, CLKIN high to H1 low	t <sub>d(CLKINH-H1L)</sub>	See figure 4, 52			1	2	10	ns
					2	2	10	
Setup time, $\overline{\text{RESET}}$ high before H1 low and after 10 H1 clock cycles	t <sub>su(RESETH-H1L)</sub>	See figure 4, 53			1	7		ns
					2	6		
Delay time, CLKIN high to H3 low	t <sub>d(CLKINH-H3L)</sub>	See figure 4, 54			1	2	10	ns
					2	2	10	
Delay time, CLKIN high to H3 high	t <sub>d(CLKINH-H3H)</sub>	See figure 4, 55			1	2	10	ns
					2	2	10	
Disable time, H1 high to D in high-impedance state 3/	t <sub>dis(H1H-D)</sub>	See figure 4, 56			1		12	ns
					2		11	

See footnotes at end of table.

<b>DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO</b>	SIZE <b>A</b>	CODE IDENT NO. <b>16236</b>	DWG NO. <b>V62/03616</b>
		REV <b>C</b>	PAGE <b>9</b>

TABLE I. Electrical performance characteristics - Continued. 1/

Test	Symbol	Conditions	V <sub>DD</sub>	Temperature, T <sub>C</sub>	Device type	Limits		Unit
						Min	Max	

Timing for  $\overline{\text{RESET}}$  [Q = t<sub>c(CI)</sub>] – Continued

Disable time, H3 low to A in high-impedance state <u>3/</u>	t <sub>dis(H3HL-A)</sub>	See figure 4, 57	<u>2/</u>	-55°C to +125°C	1		9	ns
					2		9	
Delay time, H3 high to control signals high <u>3/</u>	t <sub>d(H3H-CONTROLH)</sub>	See figure 4, 58.1	<u>2/</u>	-55°C to +125°C	1		8	ns
					2		7	
Delay time, H1 high to R/W high <u>3/</u>	t <sub>d(H1H-RWH)</sub>	See figure 4, 58.2	<u>2/</u>	-55°C to +125°C	1		8	ns
					2		7	
Delay time, H1 high to $\overline{\text{IACK}}$ high <u>3/</u>	t <sub>d(H1H-IACKH)</sub>	See figure 4, 59	<u>2/</u>	-55°C to +125°C	1		8	ns
					2		7	
Disable time, $\overline{\text{RESET}}$ low to asynchronously reset signals in high impedance <u>3/</u>	t <sub>dis(RESETL-ASYNCH)</sub>	See figure 4, 60	<u>2/</u>	-55°C to +125°C	1		17	ns
					2		14	

Timing for  $\overline{\text{INT3}}$  -  $\overline{\text{INT0}}$  interrupt response [P = t<sub>c(H)</sub>]

Setup time, $\overline{\text{INT3}}$ - $\overline{\text{INT0}}$ before H1 low	t <sub>su(INT)</sub>	See figure 4, 61	<u>2/</u>	-55°C to +125°C	1		10	ns
					2		8	
Pulse duration of interrupt to assure only one interrupt seen for level-triggered interrupts	t <sub>w(INT)</sub>	See figure 4, 62.1	<u>2/</u>	-55°C to +125°C	1	P	2P <u>3/</u>	ns
					2	P	2P <u>3/</u>	
Pulse duration, of interrupt for edge-triggered interrupts <u>3/</u>	t <sub>w(INT)</sub>	See figure 4, 62.2	<u>2/</u>	-55°C to +125°C	1	P		ns
					2	P		

Timing for  $\overline{\text{IACK}}$  6/ 7/

Delay time, H1 high to $\overline{\text{IACK}}$ low	t <sub>d(H1H-IACKL)</sub>	See figure 4, 63	<u>2/</u>	-55°C to +125°C	1		7	ns
					2		6	
Delay time, H1 high to $\overline{\text{IACK}}$ high	t <sub>d(H1H-IACKH)</sub>	See figure 4, 64	<u>2/</u>	-55°C to +125°C	1		7	ns
					2		6	

See footnotes at end of table.

<b>DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/03616</b>
		<b>REV C</b>	<b>PAGE 10</b>

TABLE I. Electrical performance characteristics - Continued. 1/

Test	Symbol	Conditions	V <sub>DD</sub>	Temperature, T <sub>C</sub>	Device type	Limits		Unit		
						Min	Max			
Serial port timing [P = t <sub>c(H)</sub> ]										
Delay time, H1 high to internal CLKX/R high/low	t <sub>d(H1-SCK)</sub>	See figure 4, 65	2/	-55°C to +125°C	1		10	ns		
						2	8			
Cycle time, CLKX/R	t <sub>c(SCK)</sub>	See figure 4, 66				CLKX/R ext	1	2.6P	ns	
							2	2.6P		
						CLKX/R int	1	2P	(2 <sup>32</sup> )P	ns
							2	2P	(2 <sup>32</sup> )P	
Pulse duration, CLKX/R high/low	t <sub>w(SCK)</sub>	See figure 4, 67				CLKX/R ext	1	P+10	ns	
							2	P+10		
						CLKX/R int	1	[t <sub>c(SCK)/2]-5</sub>	[t <sub>c(SCK)/2]+5</sub>	ns
							2	[t <sub>c(SCK)/2]-5</sub>	[t <sub>c(SCK)/2]+5</sub>	
Rise time, CLKX/R	t <sub>r(SCK)</sub>	See figure 4, 68					1	6	ns	
							2	5		
Fall time, CLKX/R	t <sub>f(SCK)</sub>	See figure 4, 69					1	6	ns	
							2	5		
Delay time, CLKX to DX valid	t <sub>d(DX)</sub>	See figure 4, 70				CLKX ext	1	24	ns	
							2	20		
						CLKX int	1	16	ns	
							2	15		
Setup time, DR before CLKR low	t <sub>su(DR)</sub>	See figure 4, 71				CLKR ext	1	9	ns	
							2	8		
						CLKR int	1	17	ns	
							2	15		
Hold time, DR from CLKR low	t <sub>h(DR)</sub>	See figure 4, 72				CLKR ext	1	7	ns	
							2	6		
						CLKR int	1	0	ns	
							2	0		

See footnotes at end of table.

<b>DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO</b>	SIZE <b>A</b>	CODE IDENT NO. <b>16236</b>	DWG NO. <b>V62/03616</b>
		REV <b>C</b>	PAGE <b>11</b>

TABLE I. Electrical performance characteristics - Continued. 1/

Test	Symbol	Conditions	V <sub>DD</sub>	Temperature, T <sub>C</sub>	Device type	Limits		Unit		
						Min	Max			
Serial port timing [P = t <sub>c(H)</sub> ] - Continued										
Delay time, CLKX to internal FSX high/low	t <sub>d(FSX)</sub>	See figure 4, 73	CLKX ext	2/	-55°C to +125°C	1		22	ns	
						2		20		
						CLKX int	1		15	ns
							2		14	
Setup time, FSR before CLKR low	t <sub>su(FSR)</sub>	See figure 4, 74	CLKR ext			1	7		ns	
						2	6			
			CLKR int			1	7		ns	
						2	6			
Hold time, FSX/R input from CLKX/R low	t <sub>h(FS)</sub>	See figure 4, 75	CLKX/R ext			1	7		ns	
						2	6			
			CLKX/R int			1	0		ns	
						2	0			
Setup time, external FSX before CLKX <u>3/</u>	t <sub>su(FSX)</sub>	See figure 4, 76	CLKX ext			1	8-P	[t <sub>c(SCK)/2]-10</sub>	ns	
						2	8-P	[t <sub>c(SCK)/2]-10</sub>		
			CLKX int			1	22-P	t <sub>c(SCK)/2</sub>	ns	
						2	22-P	t <sub>c(SCK)/2</sub>		
Delay time, CLKX to first DX bit, FSX precedes CLKX high <u>3/</u>	t <sub>d(CH-DX)V</sub>	See figure 4, 77	CLKX ext			1		24	ns	
						2		20		
			CLKX int			1		14	ns	
						2		12		
Delay time, FSX to first DX bit, CLKX precedes FSX <u>3/</u>	t <sub>d(FSX-DX)V</sub>	See figure 4, 78				1		24	ns	
						2		20		
Delay time, CLKX high to DX high impedance following last data bit <u>3/</u>	t <sub>d(DXZ)</sub>	See figure 4, 79				1		14	ns	
						2		12		

See footnotes at end of table.

<b>DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/03616</b>
		REV C	PAGE 12

TABLE I. Electrical performance characteristics - Continued. 1/

Test	Symbol	Conditions	V <sub>DD</sub>	Temperature, T <sub>C</sub>	Device type	Limits		Unit	
						Min	Max		
Timing for $\overline{\text{HOLD}} / \overline{\text{HOLDA}}$ [P = t <sub>c(H)</sub> ] 8/									
Setup time, $\overline{\text{HOLD}}$ before H1 low	t <sub>su(HOLD)</sub>	See figure 4, 80	2/	-55°C to +125°C		1	10		ns
						2	8		
Valid time, $\overline{\text{HOLDA}}$ after H1 low	t <sub>v(HOLDA)</sub>	See figure 4, 81				1	0 3/	7	ns
						2	0 3/	6	
Pulse duration, $\overline{\text{HOLD}}$ low	t <sub>w(HOLD)</sub>	See figure 4, 82				1	2P		ns
						2	2P		
Pulse duration, $\overline{\text{HOLDA}}$ low 3/	t <sub>w(HOLDA)</sub>	See figure 4, 83				1	P-5		ns
						2	P-5		
Delay time, H1 low to $\overline{\text{STRBx}}$ high for a $\overline{\text{HOLD}}$ 3/	t <sub>d(H1L-SH)</sub> H	See figure 4, 84				1	0	7	ns
						2	0	6	
Delay time, H1 high to $\overline{\text{IOSTRB}}$ high for a $\overline{\text{HOLD}}$ 3/	t <sub>d(H1H-IO)</sub> H	See figure 4, 84.1				1	0	7	ns
						2	0	6	
Disable time, H1 low to $\overline{\text{STRBx}}$ or $\overline{\text{IOSTRB}}$ high impedance state 3/	t <sub>dis(H1L-S)</sub>	See figure 4, 85				1	0	8	ns
						2	0	7	
Enable time, H1 low to $\overline{\text{STRBx}}$ or $\overline{\text{IOSTRB}}$ active 3/	t <sub>en(H1L-S)</sub>	See figure 4, 86				1	0	7	ns
						2	0	6	
Disable time, H1 low to R/ $\overline{\text{W}}$ in the high-impedance state 3/	t <sub>dis(H1L-RW)</sub>	See figure 4, 87				1	0	8	ns
						2	0	7	
Enable time, H1 low to R/ $\overline{\text{W}}$ (active) 3/	t <sub>en(H1L-RW)</sub>	See figure 4, 88				1	0	7	ns
						2	0	6	
Disable time, H1 low to A high-impedance state 3/	t <sub>dis(H1L-A)</sub>	See figure 4, 89				1	0	8	ns
						2	0	7	
Enable time, H1 low to A valid 3/	t <sub>en(H1L-A)</sub>	See figure 4, 90				1	0	12	ns
						2	0	11	

See footnotes at end of table.

<b>DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/03616</b>
		REV C	PAGE 13

TABLE I. Electrical performance characteristics - Continued. 1/

Test	Symbol	Conditions	V <sub>DD</sub>	Temperature, T <sub>C</sub>	Device type	Limits		Unit
						Min	Max	
Timing for $\overline{\text{HOLD}}/\overline{\text{HOLDA}}$ [P = t <sub>c(H)</sub> ] – Continued <u>8/</u>								
Disable time, H1 high to D disabled in the high-impedance state <u>3/</u>	t <sub>dis(H1H-D)</sub>	See figure 4, 91	<u>2/</u>	-55°C to +125°C	1	0	8	ns
					2	0	7	
Timing for peripheral pin configured as general-purpose I/O								
Setup time, general-purpose input before H1 low	t <sub>su(GPIOH1L)</sub>	See figure 4, 92	<u>2/</u>	-55°C to +125°C	1	9		ns
					2	8		
Hold time, general-purpose input after H1 low	t <sub>h(GPIOH1L)</sub>	See figure 4, 93	<u>2/</u>	-55°C to +125°C	1	0		ns
					2	0		
Delay time, general-purpose output after H1 high	t <sub>d(GPIOH1H)</sub>	See figure 4, 94	<u>2/</u>	-55°C to +125°C	1		10	ns
					2		8	
Timing for peripheral pin changing from general-purpose output to input mode								
Hold time, after H1 high <u>3/</u>	t <sub>h(H1H)</sub>	See figure 4, 95	<u>2/</u>	-55°C to +125°C	1		12	ns
					2		11	
Setup time, peripheral pin before H1 low	t <sub>su(GPIOH1L)</sub>	See figure 4, 96	<u>2/</u>	-55°C to +125°C	1	9		ns
					2	8		
Hold time, peripheral pin after H1 low	t <sub>h(GPIOH1L)</sub>	See figure 4, 97	<u>2/</u>	-55°C to +125°C	1	0		ns
					2	0		
Timing for peripheral pin changing from general-purpose input to output mode								
Delay time, H1 high to peripheral pin switching from input to output	t <sub>d(GPIOH1H)</sub>	See figure 4, 98	<u>2/</u>	-55°C to +125°C	1		10	ns
					2		8	

See footnotes at end of table.

<b>DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/03616</b>
		REV C	PAGE 14

TABLE I. Electrical performance characteristics - Continued. 1/

Test	Symbol	Conditions	V <sub>DD</sub>	Temperature, T <sub>C</sub>	Device type	Limits		Unit		
						Min	Max			
Timing for timer pin [P = t <sub>c(H)</sub> ]										
Setup time, TCLK external before H1 low <u>9/</u>	t <sub>su(TCLKH1L)</sub>	See figure 4, 99	<u>2/</u>	-55°C to +125°C	1	8		ns		
						2	6			
Hold time, TCLK external after H1low <u>9/</u>	t <sub>h(TCLKH1L)</sub>	See figure 4, 100	<u>2/</u>	-55°C to +125°C	1	0		ns		
						2	0			
Delay time, H1 high to TCLK internal valid	t <sub>d(TCLKH1H)</sub>	See figure 4, 101	<u>2/</u>	-55°C to +125°C	1		9	ns		
						2			8	
Cycle time, TCLK cycle time <u>10/</u>	t <sub>c(TCLK)</sub>	See figure 4, 102	<u>2/</u>	-55°C to +125°C	1	2.6P		ns		
						2	2.6P			
						TCLK external <u>3/</u>	1	2P	(2 <sup>32</sup> )P <u>3/</u>	ns
							2	2P	(2 <sup>32</sup> )P <u>3/</u>	
Pulse duration, TCLK high/low <u>10/</u>	t <sub>w(TCLK)</sub>	See figure 4, 103	<u>2/</u>	-55°C to +125°C	1	P+10		ns		
						2	P+10			
						TCLK external <u>3/</u>	1	[t <sub>c(TCLK)/2]-5</sub>	[t <sub>c(TCLK)/2]+5</sub>	ns
							2	[t <sub>c(TCLK)/2]-5</sub>	[t <sub>c(TCLK)/2]+5</sub>	
Timing for $\overline{\text{SHZ}}$ pin [Q = t <sub>c(C1)</sub> ]										
Disable time, $\overline{\text{SHZ}}$ low to all O, I/O pins in the high-impedance state <u>3/</u>	t <sub>dis(SHZ)</sub>	See figure 4, 104	<u>2/</u>	-55°C to +125°C	1	0	2Q	ns		
						2	0		2Q	

See footnotes at end of table.

<b>DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/03616</b>
		REV C	PAGE 15

TABLE I. Electrical performance characteristics - Continued. 1/

- 1/ Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design.
- 2/  $4.75\text{ V} \leq V_{DD} \leq 5.25\text{ V}$
- 3/ This value is not production tested.
- 4/ Minimum CLKIN high pulse duration at 3.3 MHz is 10ns.
- 5/ XF0 is always set high at the beginning of the execute phase of the interlock-store instruction. When no pipeline conflicts occur, the address of the store is driven at the beginning of the execute phase of the interlock-store instruction. However, if a pipeline conflict prevents the store from executing, the address of the store is not driven until the store can execute.
- 6/ The  $\overline{\text{IACK}}$  output is active for the entire duration of the bus cycle and is extended if the bus cycle utilizes wait states.
- 7/ The  $\overline{\text{IACK}}$  output goes active on the first half-cycle (H1 rising) of the decode phase of the IACK instruction and goes inactive at the first half-cycle (H1 rising) of the read phase of the IACK instruction. Because of pipeline conflicts,  $\overline{\text{IACK}}$  remains low for one cycle even if the decode phase of the IACK instruction is extended.
- 8/  $\overline{\text{HOLD}}$  is an asynchronous input and can be asserted at any point during a clock cycle. If the specified timings are met, the exact sequence shown occurs; otherwise, an additional delay of one clock cycle can occur. The NOHOLD bit of the primary-bit-control register overwrites the  $\overline{\text{HOLD}}$  signal.
- 9/ This timing parameter is applicable for a synchronous input clock.
- 10/ This timing parameter is applicable for an asynchronous input clock.

<b>DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/03616</b>
		REV    C	PAGE    16



Case X




FIGURE 1. Case outlines.

<p><b>DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO</b></p>	<p><b>SIZE A</b></p>	<p><b>CODE IDENT NO. 16236</b></p>	<p><b>DWG NO. V62/03616</b></p>
		<p>REV C</p>	<p>PAGE 17</p>

Case X

Dimension	Millimeters	
	Min	Max
A		4.10
A1	3.20	3.60
A2	0.25	
b	0.22	0.38
C	0.16	
D/E	30.95	31.45
D1/E1	27.80	28.20
D2/E2	22.75	
e	0.65	
K	0.73	1.03

FIGURE 1. Case outlines - Continued.

<b>DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/03616</b>
		REV C	PAGE 18

Case X

Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
1	DR0	30	A17	59	DV <sub>DD</sub>	88	IV <sub>SS</sub>	117	$\overline{\text{RDY}}$
2	DV <sub>DD</sub>	31	A16	60	D31	89	D11	118	IV <sub>SS</sub>
3	FSR0	32	A15	61	D30	90	DV <sub>DD</sub>	119	$\overline{\text{IOSTRB}}$
4	CLKR0	33	A14	62	D29	91	D10	120	$\overline{\text{STRB0\_B3/A\_1}}$
5	CLKX0	34	A13	63	D28	92	CV <sub>SS</sub>	121	$\overline{\text{STRB0\_B2/A\_2}}$
6	FSX0	35	CV <sub>SS</sub>	64	D27	93	DV <sub>SS</sub>	122	$\overline{\text{STRB0\_B1}}$
7	DX0	36	DV <sub>SS</sub>	65	D26	94	V <sub>SSL</sub>	123	$\overline{\text{STRB0\_B0}}$
8	IV <sub>SS</sub>	37	NC	66	IV <sub>SS</sub>	95	V <sub>SSL</sub>	124	V <sub>DDL</sub>
9	$\overline{\text{SHZ}}$	38	A12	67	D25	96	D9	125	V <sub>DDL</sub>
10	TCLK0	39	DV <sub>DD</sub>	68	DV <sub>DD</sub>	97	D8	126	$\overline{\text{STRB1\_B3/A\_1}}$
11	TCLK1	40	A11	69	D24	98	D7	127	V <sub>SSL</sub>
12	DV <sub>DD</sub>	41	A10	70	D23	99	D6	128	$\overline{\text{STRB1\_B2/A\_2}}$
13	EMU3	42	A9	71	D22	100	D5	129	DV <sub>DD</sub>
14	EMU2	43	A8	72	NC	101	D4	130	$\overline{\text{STRB1\_B1}}$
15	V <sub>DDL</sub>	44	A7	73	CV <sub>SS</sub>	102	DV <sub>DD</sub>	131	$\overline{\text{STRB1\_B0}}$
16	V <sub>DDL</sub>	45	A6	74	DV <sub>SS</sub>	103	D3	132	R/ $\overline{\text{W}}$
17	EMU1	46	DV <sub>DD</sub>	75	D21	104	D2	133	PRGW
18	EMU2	47	A5	76	D20	105	D1	134	$\overline{\text{RESET}}$
19	V <sub>SSL</sub>	48	A4	77	D19	106	D0	135	CV <sub>SS</sub>
20	MCBL/ $\overline{\text{MP}}$	49	A3	78	D18	107	H1	136	DV <sub>SS</sub>
21	CV <sub>SS</sub>	50	V <sub>DDL</sub>	79	DV <sub>DD</sub>	108	H3	137	XF0
22	DV <sub>SS</sub>	51	V <sub>DDL</sub>	80	D17	109	NC	138	XF1
23	A23	52	A2	81	D16	110	V <sub>SUBS</sub>	139	$\overline{\text{IACK}}$
24	A22	53	CV <sub>SS</sub>	82	D15	111	CV <sub>SS</sub>	140	$\overline{\text{INT0}}$
25	A21	54	DV <sub>SS</sub>	83	D14	112	DV <sub>SS</sub>	141	$\overline{\text{INT1}}$
26	A20	55	A1	84	D13	113	CLKIN	142	$\overline{\text{INT2}}$
27	A19	56	V <sub>SSL</sub>	85	V <sub>DDL</sub>	114	$\overline{\text{HOLDA}}$	143	$\overline{\text{INT3}}$
28	A18	57	V <sub>SSL</sub>	86	V <sub>DDL</sub>	115	$\overline{\text{HOLD}}$	144	NC
29	DV <sub>DD</sub>	58	A0	87	D12	116	DV <sub>DD</sub>		

FIGURE 2. Terminal connections.

<b>DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/03616</b>
		<b>REV C</b>	<b>PAGE 19</b>




FIGURE 3. Block diagram.

<p><b>DEFENSE SUPPLY CENTER, COLUMBUS</b>  <b>COLUMBUS, OHIO</b></p>	<p>SIZE  <b>A</b></p>	<p>CODE IDENT NO.  <b>16236</b></p>	<p>DWG NO.  <b>V62/03616</b></p>
		<p>REV <b>C</b></p>	<p>PAGE <b>20</b></p>




FIGURE 4. Load circuit and timing waveforms.

<p><b>DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO</b></p>	<p><b>SIZE A</b></p>	<p><b>CODE IDENT NO. 16236</b></p>	<p><b>DWG NO. V62/03616</b></p>
		<p>REV C</p>	<p>PAGE 21</p>








FIGURE 4. Load circuit and timing waveforms - Continued.

<b>DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/03616</b>
		REV C	PAGE 22




MEMORY-READ-CYCLE TIMING




MEMORY-WRITE-CYCLE TIMING

FIGURE 4. Load circuit and timing waveforms - Continued.

<p><b>DEFENSE SUPPLY CENTER, COLUMBUS</b>  <b>COLUMBUS, OHIO</b></p>	<p>SIZE  <b>A</b></p>	<p>CODE IDENT NO.  <b>16236</b></p>	<p>DWG NO.  <b>V62/03616</b></p>
		<p>REV    C</p>	<p>PAGE    23</p>



MEMORY-READ-CYCLE TIMING USING  $\overline{\text{IOSTRB}}$




MEMORY-WRITE-CYCLE TIMING USING  $\overline{\text{IOSTRB}}$

FIGURE 4. Load circuit and timing waveforms - Continued.

<p><b>DEFENSE SUPPLY CENTER, COLUMBUS</b>  <b>COLUMBUS, OHIO</b></p>	<p>SIZE  <b>A</b></p>	<p>CODE IDENT NO.  <b>16236</b></p>	<p>DWG NO.  <b>V62/03616</b></p>
		<p>REV    <b>C</b></p>	<p>PAGE    <b>24</b></p>





XFO AND XF1 WHEN EXECUTING LDFI OR LDII

FIGURE 4. Load circuit and timing waveforms - Continued.

<p><b>DEFENSE SUPPLY CENTER, COLUMBUS</b>  <b>COLUMBUS, OHIO</b></p>	<p>SIZE  <b>A</b></p>	<p>CODE IDENT NO.  <b>16236</b></p>	<p>DWG NO.  <b>V62/03616</b></p>
		<p>REV    C</p>	<p>PAGE    25</p>






FIGURE 4. Load circuit and timing waveforms - Continued.

<b>DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/03616</b>
		REV    C	PAGE    26



XF0 AND XF1 WHEN EXECUTING SIGI




LOADING XF REGISTER WHEN CONFIGURED AS AN OUTPUT PIN


NOTE: OUTXF<sub>x</sub> represents either bit 2 or bit 6 of the IOF register.

FIGURE 4. Load circuit and timing waveforms - Continued.

<p><b>DEFENSE SUPPLY CENTER, COLUMBUS</b>  <b>COLUMBUS, OHIO</b></p>	<p>SIZE  <b>A</b></p>	<p>CODE IDENT NO.  <b>16236</b></p>	<p>DWG NO.  <b>V62/03616</b></p>
		<p>REV    <b>C</b></p>	<p>PAGE    <b>27</b></p>




NOTE:  $\bar{I}/OXF_x$  represents either bit 1 or bit 5 of the IOF register, and  $INX_F_x$  represents either bit 3 or bit 7 of the IOF register.



NOTE:  $\bar{I}/OXF_x$  represents either bit 1 or bit 5 of the IOF register.

FIGURE 4. Load circuit and timing waveforms - Continued.

<b>DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/03616</b>
		REV C	PAGE 28



**NOTES:**

1.  $\overline{\text{RESET}}$  is an asynchronous input and can be asserted at any point during a clock cycle. If the specified timings are met, the exact sequence shown occurs; otherwise, an additional delay of one clock cycle can occur.
2. The  $\overline{\text{R/W}}$  output is placed in the high-impedance state during reset. It can be pulled high with a resistive pullup of 18-20 k $\Omega$  to prevent spurious writes.
3. In microprocessor mode ( $\overline{\text{MCBL/MP}} = 0$ ), reset vector is fetched twice with seven software wait states each. In microcomputer mode ( $\overline{\text{MCBL/MP}} = 1$ ), the reset vector is fetched two times, with no software wait states.
4. Control signals include  $\overline{\text{STRBx}}$  and  $\overline{\text{IOSTRB}}$ .
5. Asynchronous reset signals include  $\overline{\text{XF0/1}}$ ,  $\overline{\text{CLKX0}}$ ,  $\overline{\text{DX0}}$ ,  $\overline{\text{FSX0}}$ ,  $\overline{\text{CLKR0}}$ ,  $\overline{\text{DR0}}$ ,  $\overline{\text{FSR0}}$ , and  $\overline{\text{TCLKx}}$ .

FIGURE 4. Load circuit and timing waveforms - Continued.

DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO	SIZE <b>A</b>	CODE IDENT NO. <b>16236</b>	DWG NO. <b>V62/03616</b>
		REV <b>C</b>	PAGE    29






FIGURE 4. Load circuit and timing waveforms - Continued.


<b>DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/03616</b>
		<b>REV C</b>	<b>PAGE 30</b>



FIXED DATA-RATE-MODE TIMING

NOTES:

1. Timing diagrams show operations with CLKXP = CLKRP = FSXP = FSRP = 0.
2. Timing diagrams depend upon the length of the serial-port word, where n = 8, 16, 24, or 32 bits, respectively.




VARIABLE DATA-RATE-MODE TIMING

NOTES:


1. Timing diagrams show operations with CLKXP = CLKRP = FSXP = FSRP = 0.
2. Timing diagrams depend upon the length of the serial-port word, where n = 8, 16, 24, or 32 bits, respectively.
3. The timings that are not specified expressly for the variable data-rate mode are the same as those that are specified for the fixed data-rate mode.

FIGURE 4. Load circuit and timing waveforms - Continued.

<p><b>DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO</b></p>	<p>SIZE <b>A</b></p>	<p>CODE IDENT NO. <b>16236</b></p>	<p>DWG NO. <b>V62/03616</b></p>
		<p>REV C</p>	<p>PAGE 31</p>



NOTE:  $\overline{\text{HOLDA}}$  goes low in response to  $\overline{\text{HOLD}}$  going low and continues to remain low until one H1 cycle after  $\overline{\text{HOLD}}$  goes back high.




NOTE: Peripheral pins include CLKX0, CLKR0, DX0, DR0, FSX0, FSR0, and TCLKx. The modes of these pins are defined by the contents of internal control registers associated with each peripheral.

FIGURE 4. Load circuit and timing waveforms - Continued.


<b>DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/03616</b>
		REV C	PAGE 32





CHANGE OF PERIPHERAL PIN FROM GENERAL-PURPOSE OUTPUT TO INPUT-MODE TIMING

NOTE: Peripheral pins include CLKX0, CLKR0, DX0, DR0, FSX0, FSR0, and TCLKx. The modes of these pins are defined by the contents of internal control registers associated with each peripheral.





CHANGE OF PERIPHERAL PIN FROM GENERAL-PURPOSE INPUT TO OUTPUT-MODE TIMING

NOTE: Peripheral pins include CLKX0, CLKR0, DX0, DR0, FSX0, FSR0, and TCLKx. The modes of these pins are defined by the contents of internal control registers associated with each peripheral.

FIGURE 4. Load circuit and timing waveforms - Continued.

<b>DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/03616</b>
		<b>REV C</b>	<b>PAGE 33</b>



NOTE: Enabling  $\overline{\text{SHZ}}$  destroys the device register and memory contents. Assert  $\overline{\text{SHZ}} = 1$  and reset the device to restore it to a known condition.

FIGURE 4. Load circuit and timing waveforms - Continued.

DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO	SIZE <b>A</b>	CODE IDENT NO. <b>16236</b>	DWG NO. <b>V62/03616</b>
		REV    C	PAGE    34

4. VERIFICATION

4.1 Product assurance requirements. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable.

5. PREPARATION FOR DELIVERY

5.1 Packaging. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturer's standard commercial practices for electrostatic discharge sensitive devices.

6. NOTES

6.1 ESDS. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum.

6.2 Configuration control. The data contained herein is based on the salient characteristics of the device manufacturer's data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided.

6.3 Suggested source(s) of supply. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item. DLA Land and Maritime maintains an online database of all current sources of supply at <https://landandmaritimeapps.dla.mil/programs/smcr/>.

Vendor item drawing administrative control number <u>1/</u>	Device manufacturer CAGE code	Vendor part number	Top-Side Marking
V62/03616-01XE	01295	SM320C32PCMM50EP	SM320C32-50EP
V62/03616-02XE	01295	SM320C32PCMM60EP	SM320C32-60EP

1/ The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation.

CAGE code

01295

Source of supply

Texas Instruments, Inc.  
Semiconductor Group  
8505 Forest Lane  
P.O. Box 660199  
Dallas, TX 75243

<b>DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/03616</b>
		REV C	PAGE 35