


1. SCOPE

1.1 Scope. This drawing documents the general requirements of a high performance quadruple 2-input positive NAND gate microcircuit, with an operating temperature range of -55°C to +125°C.

1.2 Vendor Item Drawing Administrative Control Number. The manufacturer's PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation:



1.2.1 Device type(s).

<u>Device type</u>	<u>Generic</u>	<u>Circuit function</u>
01	74AHC00-EP	Quadruple 2-input positive NAND gate

1.2.2 Case outline(s). The case outlines are as specified herein.

<u>Outline letter</u>	<u>Number of pins</u>	<u>JEDEC PUB 95</u>	<u>Package style</u>
X	14	MS-012	Plastic small-outline package
Y	14	MO-153	Plastic small-outline package

1.2.3 Lead finishes. The lead finishes are as specified below or other lead finishes as provided by the device manufacturer:

<u>Finish designator</u>	<u>Material</u>
A	Hot solder dip
B	Tin-lead plate
C	Gold plate
D	Palladium
E	Gold flash palladium
F	Tin-lead alloy
Z	Other

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/03604
		REV C	PAGE 2

1.3 Absolute maximum ratings. 1/

Supply voltage range (V_{CC})	-0.5 V to 7.0 V
Input voltage range (V_i)	-0.5 V to 7.0 V 2/
Output voltage range (V_o)	-0.5 V to $V_{CC} + 0.5 V$ 2/
Input clamp current (I_{IK}) ($V_i < 0$)	-20 mA
Output clamp current (I_{OK}) ($V_o < 0$ or $V_o > V_{CC}$)	± 20 mA
Continuous output current (I_o) ($V_o = 0$ to V_{CC})	± 25 mA
Continuous current through V_{CC} or GND	± 50 mA
Storage temperature range (T_{STG})	-65°C to 150°C
Package thermal impedance (θ_{JA}): 3/	
X package	86°C/W
Y package	113°C/W

1.4 Recommended operating conditions. 4/ 5/

Supply voltage range (V_{CC})	2.0 V to 5.5 V
Input voltage range (V_i)	0.0 V to 5.5 V
Output voltage range (V_o)	0.0 V to V_{CC}
Minimum high level input voltage (V_{IH}):	
$V_{CC} = 2.0 V$	1.5 V
$V_{CC} = 3.0 V$	2.1 V
$V_{CC} = 5.5 V$	3.85 V
Maximum low level input voltage (V_{IL}):	
$V_{CC} = 2.0 V$	0.5 V
$V_{CC} = 3.0 V$	0.9 V
$V_{CC} = 5.5 V$	1.65 V
Maximum high level output current (I_{OH}):	
$V_{CC} = 2.0 V$	-50 μA
$V_{CC} = 3.3 V \pm 0.3 V$	-4.0 mA
$V_{CC} = 5.0 V \pm 0.5 V$	-8.0 mA
Maximum low level output current (I_{OL}):	
$V_{CC} = 2.0 V$	50 μA
$V_{CC} = 3.3 V \pm 0.3 V$	4.0 mA
$V_{CC} = 5.0 V \pm 0.5 V$	8.0 mA
Maximum input transition rise or fall rate ($\Delta t/\Delta V$):	
$V_{CC} = 3.3 V \pm 0.3 V$	100 ns/V
$V_{CC} = 5.0 V \pm 0.5 V$	20 ns/V
Operating free-air temperature range (T_A)	-55°C to +125°C

-
- 1/ Stresses beyond those listed under “absolute maximum rating” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
 - 2/ The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 3/ The package thermal impedance is calculated in accordance with JESD 51-7.
 - 4/ Use of this product beyond the manufacturers design rules or stated parameters is done at the user’s risk. The manufacturer and/or distributor maintain no responsibility or liability for product used beyond the stated limits.
 - 5/ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/03604
	REV	C	PAGE 3

2. APPLICABLE DOCUMENTS

JEDEC – SOLID STATE TECHNOLOGY ASSOCIATION (JEDEC)

- JEP95 – Registered and Standard Outlines for Semiconductor Devices
- JESD51-7 – High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages

(Copies of these documents are available online at <https://www.jedec.org>.)

3. REQUIREMENTS

3.1 Marking. Parts shall be permanently and legibly marked with the manufacturer's part number as shown in 6.3 herein and as follows:

- A. Manufacturer's name, CAGE code, or logo
- B. Pin 1 identifier
- C. ESDS identification (optional)

3.2 Unit container. The unit container shall be marked with the manufacturer's part number and with items A and C (if applicable) above.

3.3 Electrical characteristics. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.

3.4 Design, construction, and physical dimension. The design, construction, and physical dimensions are as specified herein.

3.5 Diagrams.

3.5.1 Case outline(s). The case outline(s) shall be as shown in 1.2.2 and figure 1.

3.5.2 Truth table. The truth table shall be as shown in figure 2.

3.5.3 Logic diagram. The logic diagram shall be as shown in figure 3.

3.5.4 Terminal connections. The terminal connections shall be as shown in figure 4.

3.5.5 Test circuit and timing waveforms. The test circuit and timing waveforms shall be as shown in figure 5.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/03604
		REV C	PAGE 4

TABLE I. Electrical performance characteristics. 1/

Test	Symbol	Conditions	V _{CC}	Temperature, T _A	Device type	Limits		Unit
						Min	Max	
High level output voltage	V _{OH}	I _{OH} = -50 μA	2.0 V	25°C, -55°C to 125°C	All	1.9		V
			3.0 V			2.9		
			4.5 V			4.4		
		I _{OH} = -4 mA	3.0 V	25°C		2.58		
				-55°C to 125°C		2.48		
		I _{OH} = -8 mA	4.5 V	25°C		3.94		
-55°C to 125°C	3.80							
Low level output voltage	V _{OL}	I _{OL} = 50 μA	2.0 V	25°C, -55°C to 125°C	All		0.1	V
			3.0 V			0.1		
			4.5 V			0.1		
		I _{OL} = 4 mA	3.0 V	25°C		0.36		
				-55°C to 125°C		0.5		
		I _{OL} = 8 mA	4.5 V	25°C		0.36		
-55°C to 125°C	0.5							
Input current	I _I	V _I = 5.5 V or GND	0.0 V to 5.5 V	25°C	All		±0.1	μA
				-55°C to 125°C		±1.0		
Quiescent supply current	I _{CC}	V _I = V _{CC} or GND I _o = 0 A	5.5 V	25°C	All		2.0	μA
				-55°C to 125°C		20.0		
Quiet output, maximum dynamic V _{OL}	V _{OL(P)} <u>2/</u>	C _L = 50 pF	5.0 V	25°C	All		0.8	V
Quiet output, minimum dynamic V _{OL}	V _{OL(V)} <u>2/</u>		5.0 V	25°C	All		-0.8	V
Quiet output, minimum dynamic V _{OH}	V _{OH(V)} <u>2/</u>		5.0 V	25°C	All	4.6 Typ		V
High level dynamic input voltage	V _{IH(D)} <u>2/</u>		5.0 V	25°C	All	3.5		V
Low level dynamic input voltage	V _{IL(D)} <u>2/</u>		5.0 V	25°C	All		1.5	V

See footnote at end of table.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/03604
		REV C	PAGE 5


TABLE I. Electrical performance characteristics - Continued. 1/

Test	Symbol	Conditions	V _{CC}	Temperature, T _A	Device type	Limits		Unit
						Min	Max	
Input capacitance	C _I	V _I = V _{CC} or GND	5.0 V	25°C	All		10	pF
Power dissipation capacitance	C _{PD}	No load f = 1 MHz	5.0 V	25°C	All	9.5 TYP		pF
Propagation delay time, A or B to Y	t _{PLH} , t _{PHL}	C _L = 15 pF See figure 5	3.0 V and 3.6 V	25°C	All		7.9	ns
				-55°C to 125°C		1.0	9.5	
			25°C			5.5		
			-55°C to 125°C	1.0		6.5		
		C _L = 50 pF See figure 5	3.0 V and 3.6 V	25°C	All		11.4	
				-55°C to 125°C		1.0	13.0	
			25°C			7.5		
			-55°C to 125°C	1.0		8.5		

- 1/ Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design.
- 2/ Characteristics are for surface-mount packages only.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/03604
		REV C	PAGE 6

Case X



Dimensions									
Symbol	Inches		Millimeters		Symbol	Inches		Millimeters	
	Min	Max	Min	Max		Min	Max	Min	Max
A		.069		1.75	E	.150	.157	3.81	4.00
A1	.004	.010	0.10	0.25	E1	.228	.244	5.80	6.20
b	.014	.020	0.35	0.51	e	.050 BSC		1.27 BSC	
c	.008 NOM		0.20 NOM		L	.016	.044	0.40	1.12
D	.337	.344	8.55	8.75					


NOTES:

1. All linear dimensions are in inches (millimeters).
2. This case outline is subject to change without notice.
3. Body dimensions do not include mold flash or protrusion, not to exceed .006 inches.
4. Fall within JEDEC MS-012.

FIGURE 1. Case outlines.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/03604
		REV C	PAGE 7

Case Y



Dimensions									
Symbol	Inches		Millimeters		Symbol	Inches		Millimeters	
	Min	Max	Min	Max		Min	Max	Min	Max
A		.047		1.20	E	.169	.177	4.30	4.50
A1	.002	.006	0.05	0.15	E1	.244	.260	6.20	6.60
b	.007	.012	0.19	0.30	e	.026	BSC	0.65	BSC
c	.006 NOM		0.15 NOM		L	.020	.030	0.50	0.75
D	.193	.201	4.90	5.10					

NOTES:

1. All linear dimensions are in millimeters (inches).
2. This case outline is subject to change without notice.
3. Body dimensions do not include mold flash or protrusion, not to exceed 0.15 millimeters.
4. Fall within JEDEC MO-153.

FIGURE 1. Case outlines - Continued.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/03604
		REV C	PAGE 8

Inputs		Output
A	B	Y
H	H	L
L	X	H
X	L	H

H = High voltage level
L = Low voltage level
X = Don't care

FIGURE 2. Truth table.





FIGURE 3. Logic diagram.

Device type 01			
Case outlines: X and Y			
Terminal number	Terminal symbol	Terminal number	Terminal symbol
1	1A	8	3Y
2	1B	9	3A
3	1Y	10	3B
4	2A	11	4Y
5	2B	12	4A
6	2Y	13	4B
7	GND	14	V _{CC}


FIGURE 4. Terminal connections.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/03604
		REV C	PAGE 9


TEST	S1
t_{PLH}/t_{PHL}	OPEN
t_{PLZ}/t_{PZL}	V_{CC}
t_{PHZ}/t_{PZH}	GND
OPEN DRAIN	V_{CC}




LOAD CIRCUIT FOR TOTEM-POLE OUTPUTS




LOAD CIRCUIT FOR 3-STATE AND OPEN-DRAIN OUTPUTS




VOLTAGE WAVEFORMS PULSE DURATION



VOLTAGE WAVEFORMS SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES LOW AND HIGH-LEVEL ENABLING

NOTES:

1. C_L includes probe and jig capacitance.
2. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
3. All input pulses are supplied by generators having the following characteristics: $PRR \leq 1 \text{ MHz}$, $Z_o = 50 \Omega$, $t_r \leq 3 \text{ ns}$, $t_f \leq 3 \text{ ns}$.
4. The outputs are measured one at a time with one input transition per measurement.

FIGURE 5. Test circuit and timing waveforms.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/03604
		REV C	PAGE 10

4. VERIFICATION

4.1 Product assurance requirements. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable.

5. PREPARATION FOR DELIVERY

5.1 Packaging. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturer's standard commercial practices for electrostatic discharge sensitive devices.

6. NOTES

6.1 ESDS. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum.

6.2 Configuration control. The data contained herein is based on the salient characteristics of the device manufacturer's data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided.

6.3 Suggested source(s) of supply. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item. DLA Land and Maritime maintains an online database of all current sources of supply at <https://landandmaritimeapps.dla.mil/programs/smcr/>.

Vendor item drawing administrative control number <u>1/</u>	Device manufacturer CAGE code	Vendor part number	Top side marking
V62/03604-01XE	01295	SN74AHC00MDREP	AHC00MEP
V62/03604-01YE	01295	SN74AHC00MPWREP	HA00MEP

1/ The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation.

CAGE code

01295

Source of supply

Texas Instruments, Inc.
Semiconductor Group
8505 Forest Lane
P.O. Box 660199
Dallas, TX 75243

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/03604
		REV C	PAGE 11