|             | -   |  |                   |                |                |               |                 | F          | REVISIO    | ONS        |              |             |          |               |                |        | -              |            |          |         |
|-------------|---|--|-------------------|----------------|----------------|---------------|-----------------|------------|------------|------------|--------------|-------------|----------|---------------|----------------|--------|----------------|------------|----------|---------|
| LTR         |   |  |                   |                |                | DES           | CRIPTI          | ON         |            |            |              |             |          | DATE          | E (YR-MC       | D-DA)  | APPROVED       |            |          |         |
| A           | Upda<br>throu   | ated bo<br>ghout.  | ilerplate<br>– TM | e to incl<br>H | lude cla       | ass N         | Added           | case oi    | utline X   | . Edito    | rial cha     | inges       |          | 98            | 8-01-27        |        | Mo             | onica L    | . Poelki | ing     |
| В           | Char  | nges in  | accord            | ance w         | ith NO         | R 5962-       | -R043-9         | 99.        |            |            |              |             |          | 99            | 9-03-04        |        | Mo             | onica L    | . Poelki | ing     |
| С           | Adde<br>curre   | Added junction temperature to paragraph 1.3. Made technical change to supply current in table I. – LTG |                   |                |                |               |                 |            |            |            | 00-01-28 Mon |             |          | onica L       | Poelki         | ing    |                |            |          |         |
| D           | Update boilerplate to MIL-PRF-38535 requirements. – LTG   |  |                   |                |                |               |                 |            |            |            | 01-04-13     |             |          | Т             | Thomas M. Hess |        |                |            |          |         |
| E           | $ \begin{array}{l} \mbox{Change } V_{DD}, V_{IN}, V_{OUT}, P_D, \Theta_{JC} \mbox{ in section 1.3. Make following changes to table I:} \\ \mbox{Change } V_{DD} \mbox{ for } I_Z \mbox{, delete } I_{IC} \mbox{ test; change } I_{CC} \mbox{ limit; delete } V_{DD} \mbox{ for } C_{IN}, C_{OUT}, C_X \mbox{, change } t_{d6}, t_{d30}, t_{w6}, t_{d33}, t_w \mbox{ limits; delete footnote } \underline{2}'. \mbox{ Correct signal names in figures 3 and A-1. } \\ \mbox{ Change } \overline{RESET} \mbox{ and TIMER PIN TIMINGS waveforms. Add } \overline{SHZ} \mbox{ TIMING} \end{array} $ |  |                   |                |                |               |                 | ge<br>\-1. | 02         | 2-02-26    | i            | Т           | homas    | M. Hes        | SS             |        |                |            |          |         |
|             | waveform. Add application note to section 6. Editorial changes throughout TVN   |  |                   |                |                |               |                 |            | N          | 0.         | 7 40 05      |             |          | h             | N4 11-1        |        |                |            |          |         |
| F           | Upda  | te boll  | erplate           | to curre       |                | -PRF-3        | 8535 r          | equiren    | ients      |            |              |             |          | 1             | 2 05 06        |        |                | homas      | M Ho     | 55      |
| Ө           | Unda  | ate boil   | erplate           | to curre       | ent MII        | -PRF-3        | 8535 re         | equiren    | ients -    | - PHN      |              |             |          | 1             | 0.01.00        |        |                | homoo      |          | <u></u> |
|             | Unda  |  | orplato           | to MIL -       | DRF-3          | 8535 ro       |                 | onte       |            |            |              |             |          | 1             | 9-01-23        |        |                | nomas      |          | 55      |
|             |   |  |                   |                |                |               |                 |            |            |            |              |             |          |               |                |        |                |            |          |         |
| REV         | J   | J  |                   |                |                |               |                 |            |            |            |              |             |          |               |                |        |                |            |          |         |
| SHEET       | 35  | 36   | <u> </u> .        | .              |                | <u> </u>      |                 | <u> </u> . | <u> </u> . | <u> </u> . |              |             | <u> </u> |               |                | ┞      | <u> </u>       | <u> </u> . | .        | .       |
| REV         | J   | J  | J                 | J              | J              | J             | J               | J          | J          | J          | J            | J           | J        | J             | J              | J      | J              | J          | J        | J       |
|             | 15  | 16   | 17                |                | 19<br>/        | 20            | 21              | 22         | 23         | 24         | 25           | 26          | 27       | 28            | 29             | 30     | 31<br>I        | 32         | <u> </u> | 34<br>I |
| OF SHEETS   |   |  |                   | SHE            | FT             |               | J<br>1          | 2          | 3          | 4          | 5            | 6           | 7        | . J<br>8      | 9              | 10     | J<br>11        | 12         | 13       | J<br>14 |
|             |   |  |                   | PRE            | PARE           | ) BY          |                 |            |            |            | 5            |             | . '      | 5             | 5              | 1.0    |                | 2          | 10       |         |
| PMIC N/A    |   |  |                   |                | <u>-</u> ـــــ | Thomas        | M. He           | SS         |            |            |              |             |          | AND           |                | MAF    |                | =          |          |         |
| STA         | NDAF  | RD   |                   | CHE            | CKED           | BY            |                 |            |            |            |              | uC<br>httne |          | ouə,<br>alb.v | .mil/l         | anda   | ⊥າວ-ວະ<br>ndMa | ritime     | <u>,</u> |         |
| MICRC       | CIRC  | CUIT   |                   |                | г              | Thomas        | M He            | ss         |            |            |              |             |          |               |                | anua   |                |            | 2        |         |
| DRA         | WIN   | G  |                   | APP            | ROVE           | D BY          |                 |            |            |            |              |             |          |               |                |        |                |            |          |         |
| THIS DRAWIN | IG IS A   | VAILA  | BLE               |                | M              | onica L       | <u>. Po</u> elk | ing        |            | MIC        | ROC          | IRCU        | T, DIO   | GITAI         | L, DIG         | ITAL   | SIGN           | AL         |          |         |
|             |   | ALL<br>ITS   | _                 | DRA            | WING           | APPRC<br>97-0 | VAL D           | ATE        | -          | PRO        | DCES         | SOR,        | MON      | OLIT          | HIC S          | SILICO | NC             |            |          |         |
|             | IT OF [   | DEFEN  | =<br>SE           | REVI           | ISION I        | LEVEL         |                 |            |            | SIZE       |              | CAGE        | CODE     |               |                | 59     | 962-9          | 9760       | )6       |         |
|             |   |  |                   |                |                |               | J               |            |            |            | •            | 6           | 1 200    |               |                |        |                |            |          |         |
| AM          | SC N/A  |  |                   |                |                |               | -               |            |            | SHE        | ET           | 1           | 0        | F             | 36             |        |                |            |          |         |
|             |   |  |                   |                |                |               |                 |            |            |            |              |             |          |               |                |        |                |            |          |         |

DSCC FORM 2233 APR 97 DISTRIBUTION STATEMENT A. Approved for public release. Distribution is unlimited.

1. SCOPE

1.1 Scope. This drawing documents three product assurance class levels consisting of space application (device class V). high reliability (device classes Q), and nontraditional performance environment (device class N). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels is reflected in the PIN. For device class N, the user is cautioned to assure that the device is appropriate for the application environment. 1.2 PIN. The PIN is as shown in the following example: 5962 97606 01 В Ν Federal RHA Device Device Case Lead stock class designator class outline finish type designator (see 1.2.1) (see 1.2.2) designator (see 1.2.4) (see 1.2.5) (see 1.2.3) V Drawing number 1.2.1 RHA designator. Device classes N, Q, and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device. 1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows: Device type Generic number Circuit function 320I C31 01 Digital signal processor 1.2.3 Device class designator. The device class designator is a single letter identifying the product assurance level as follows: Device class Device requirements documentation Ν Certification and qualification to MIL-PRF-38535 with a nontraditional performance environment (encapsulated in plastic) Q or V Certification and gualification to MIL-PRF-38535 1.2.4 Case outline(s). The case outline(s) are as designated in MIL-STD-1835, JEDEC Publication 95, and as follows: **Outline** letter Descriptive designator Terminals Package style Document Х See figure 1 132 Plastic quad flatpack **JEP 95** 1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes N, Q, and V. SIZE STANDARD 5962-97606 Α MICROCIRCUIT DRAWING DLA LAND AND MARITIME **REVISION LEVEL** SHEET COLUMBUS, OHIO 43218-3990 2

| 1.3 <u>Absolute maximum ratings</u> . <u>1/ 2</u> /   |   |
|---|---|
| Supply voltage range ( $V_{DD}$ )<br>DC input voltage range ( $V_{IN}$ )<br>DC output voltage range ( $V_{OUT}$ )<br>Continuous power dissipation ( $P_D$ ) <u>3</u> /<br>Storage temperature range ( $T_{STG}$ )<br>Junction temperature ( $T_J$ ):  | <ul> <li>-0.3 V dc to +5.0 V dc</li> <li>850 mW</li> <li>-65°C to +150°C</li> </ul>   |
| Die code 9  | +125°C  |
| Case outline X  | +150°C  |
| Thermal resistance, junction to case ( $\theta_{JC}$ ):   |   |
| Case outline X  | 11.0°C/W  |
| 1.4 <u>Recommended operating conditions</u> .   |   |
| Supply voltage range (V <sub>DD</sub> )<br>Supply voltage range (CVSS, etc.) (V <sub>SS</sub> )<br>High-level input voltage range (V <sub>IH</sub> ): <u>4</u> /  | . +3.13 V dc to +3.47 V dc<br>. 0 V dc nominal  |
| (except RESET)  | +1.8 V dc to $V_{DD}$ + 0.3 V dc  |
| $\label{eq:response} \begin{array}{c} \mbox{For $\overline{\sf RESET}$} \\ \mbox{Low-level input voltage range (V_{IL}) $\underline{4}/$ \\ \mbox{Maximum high-level output current (I_{OH}) $ \\ \mbox{Maximum low-level output current (I_{OL}) $ \\ \mbox{CLKIN high level input voltage (V_{TH}) $\underline{4}/$ \\ \mbox{Case operating temperature range (T_c) $ \\ \end{tabular}$ | $\begin{array}{l} +2.2 \ V \ dc \ to \ V_{DD} + 0.3 \ V \ dc \\ -0.3 \ V \ dc \ to \ 0.6 \ V \ dc \\ -300 \ \mu A \\ +2 \ m A \\ +2.5 \ V \ dc \ to \ V_{DD} \ to \ +0.3 \ V \ dc \\ -55^{\circ}C \ to \ +125^{\circ}C \end{array}$ |

## 2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

| MIL-STD-883 - Test Method Standard Microcircuit | circuits. |
|---|-----------|
|---|-----------|

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

| MIL-HDBK-103 | - | List of Standard Microcircuit Drawings. |
|--------------|---|---|
| MIL-HDBK-780 | - | Standard Microcircuit Drawings.         |

(Copies of these documents are available online at https://quicksearch.dla.mil/.)

- 2/ All voltage values are with respect to V<sub>SS</sub>.
- 3/ Actual operating power is less. This value was obtained under specially produced worst-case test conditions which are not sustained during normal device operation. These conditions consist of continuous parallel writes of a checkerboard pattern to both primary and expansion buses at the maximum rate possible.
- <u>4</u>/ Maximum  $V_{IH}$ , minimum  $V_{IL}$  and maximum  $V_{TH}$  are not production tested.

| STANDARD<br>MICROCIRCUIT DRAWING | SIZE<br><b>A</b> |                | 5962-97606 |
|----------------------------------|------------------|----------------|------------|
| DLA LAND AND MARITIME            |                  | REVISION LEVEL | SHEET      |
| COLUMBUS, OHIO 43218-3990        |                  | J              | 3          |

<sup>1/</sup> Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

2.2 <u>Non-Government publications</u>. The following documents form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

JEDEC - SOLID STATE TECHNOLOGY ASSOCIATION (JEDEC)

JEDEC PUB 95 - Registered and Standard Outlines for Semiconductor Devices.

(Copies of these documents are available online at https://www.jedec.org/.)

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

### 3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements for device classes N, Q, and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.

3.1.1 Microcircuit die. For the requirements of microcircuit die, see appendix A to this document.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions for device classes N, Q, and V shall be as specified in MIL-PRF-38535 and herein.

3.2.1 <u>Case outline</u>. The case outline shall be in accordance with 1.2.4 herein and on figure 1.

3.2.2 Terminal connections. The terminal connections shall be as specified on figure 2.

3.2.3 <u>Block diagram</u>. The block diagram shall be as specified on figure 3.

3.2.4 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 4.

3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.

3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes N, Q, and V shall be in accordance with MIL-PRF-38535.

3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes N, Q, and V shall be a "QML" or "Q" as required in MIL-PRF-38535.

3.6 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6 herein). The certificate of compliance submitted to DLA Land and Maritime - VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets the requirements of MIL-PRF-38535 and herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-PRF-38535 shall be provided with each lot of microcircuits delivered to this drawing.

| STANDARD<br>MICROCIRCUIT DRAWING | SIZE<br>A |                | 5962-97606 |
|----------------------------------|-----------|----------------|------------|
| DLA LAND AND MARITIME            |           | REVISION LEVEL | SHEET      |
| COLUMBUS, OHIO 43218-3990        |           | J              | 4          |

|   | T               | ABLE I. Electrical performanc   | ce characteri          | <u>stics</u> .       |      |      |      |
|---|-----------------|---|------------------------|----------------------|------|------|------|
| Test  | Symbol          | Test conditions<br>-55°C $\leq$ T <sub>C</sub> $\leq$ +125°C <u>1</u> / | V <sub>DD</sub>        | Group A<br>subgroups | Lim  | nits | Unit |
|   |                 | unless otherwise specified  |                        |                      | Min  | Max  |      |
| High level output voltage                       | V <sub>OH</sub> | I <sub>OH</sub> = -300 μA   | 3.13 V                 | 1, 2, 3              | 2.0  |      | V    |
| Low level output voltage                        | Vol             | I <sub>OL</sub> = 2 mA  | 3.13 V                 | 1, 2, 3              |      | 0.4  |      |
| Three-state current                             | Iz              |   | 3.47 V                 | 1, 2, 3              | -20  | 20   | μA   |
| Input current                                   | h               | For input under test $V_{IN} = V_{SS}$ to $V_{DD}$                      | 3.13 V<br>to<br>3.47 V | 1, 2, 3              | -10  | +10  |      |
| Input current with internal pull-ups <u>2</u> / | I <sub>IP</sub> |   | 3.13 V<br>to<br>3.47 V | 1, 2, 3              | -600 | +10  |      |
| Supply current <u>3</u> /                       | lcc             | $T_A = 25^{\circ}C,$<br>$f_x = 40 \text{ MHz}$                          | 3.47 V                 | 1, 2, 3              |      | 300  | mA   |
| Input capacitance                               | CIN             | T <sub>C</sub> = +25°C,   |                        | 4                    |      | 15   | pF   |
| Output capacitance                              | COUT            | See 4.4.1b  |                        | 4                    |      | 20   |      |
| X2/CLKIN capacitance                            | Cx              |   |                        | 4                    |      | 25   |      |
| Functional testing                              |                 | See 4.4.1d  |                        | 7, 8                 |      |      |      |
| Fall time, CLKIN <u>4</u> /                     | t <sub>f1</sub> | X2/CLKIN timing<br>See figure 4   |                        | 9, 10, 11            |      | 5    | ns   |
| Pulse duration, CLKIN low                       | t <sub>w1</sub> | tc  | 1 = 25 ns              |                      | 9    |      |      |
| Pulse duration, CLKIN high                      | t <sub>w2</sub> | tc  | 1 = 25 ns              |                      | 9    |      |      |
| Rise time, CLKIN <u>4</u> /                     | t <sub>r1</sub> |   |                        |                      |      | 5    |      |
| Cycle time, CLKIN                               | t <sub>c1</sub> |   |                        |                      | 25   | 303  |      |
| Fall time, H1/H3                                | t <sub>f2</sub> | H1/H3 timing<br>See figure 4  |                        |                      |      | 3    |      |
| Pulse duration, H1/H3 low                       | t <sub>w3</sub> | P   | = t <sub>C1</sub>      |                      | P-5  |      |      |
| Pulse duration, H1/H3 high                      | t <sub>w4</sub> | P   | = t <sub>C1</sub>      |                      | P-6  |      |      |

See footnotes at end of table.

| STANDARD<br>MICROCIRCUIT DRAWING | SIZE<br>A |                | 5962-97606 |
|----------------------------------|-----------|----------------|------------|
| DLA LAND AND MARITIME            |           | REVISION LEVEL | SHEET      |
| COLUMBUS, OHIO 43218-3990        |           | J              | 5          |

|  | TABLE I.         | Electrical performation                  | nce characteristics              | <u>s</u> - Continued. |            |        |      |
|--|------------------|--|----------------------------------|-----------------------|------------|--------|------|
| Test   | Symbol           | Test co<br>-55°C $\leq$ T <sub>C</sub> : | onditions<br>≤ +125°C <u>1</u> / | Group A<br>subgroups  | Limits     |        | Unit |
|  |                  | unless other                             | wise specified                   |                       | Min        | Max    |      |
| Rise time, H1/H3   | t <sub>r2</sub>  | H1/H3 timing                             |                                  | 9, 10, 11             |            | 3      | ns   |
| Delay time, from H1(H3) low<br>to H3(H1) high <u>5</u> /                               | t <sub>d1</sub>  | See ligure 4                             |                                  |                       | 0          | 4      |      |
| Cycle time, H1/H3  | t <sub>c2</sub>  |  |                                  |                       | 50         | 606    |      |
| Delay time, from H1 low to<br>STRB low <u>5</u> /                                      | t <sub>d2</sub>  | Memory(STRB =<br>See figure 4            | = 0)                             | 9, 10, 11             | 0          | 6      | ns   |
| Delay time, from H1 low to<br>STRB high <u>5</u> /                                     | t <sub>d3</sub>  |  |                                  |                       | 0          | 6      |      |
| Delay time, from H1 high to R/ $\overline{W}$ low <u>5</u> /                           | t <sub>d4</sub>  |  |                                  |                       | 0          | 9      |      |
| Delay time, from H1 low to A valid <u>5</u> /  | t <sub>d6</sub>  |  |                                  |                       | 0          | 10     |      |
| Setup time, D valid before<br>H1 low (read)  | t <sub>su1</sub> |  |                                  |                       | 14         |        |      |
| Hold time, D after H1 low<br>(read) <u>5</u> /   | t <sub>h1</sub>  |  |                                  |                       | 0          |        |      |
| Setup time, RDY before H1 high   | t <sub>su3</sub> |  |                                  |                       | 8          |        |      |
| Hold time, $\overline{\text{RDY}}$ after H1 high                                       | t <sub>h2</sub>  |  |                                  |                       | 0          |        |      |
| Delay time, H1 high to R/ W<br>high (write)  | t <sub>d8</sub>  |  |                                  |                       |            | 9      | -    |
| Valid time, D after H1 low<br>(write)  | t <sub>v1</sub>  |  |                                  |                       |            | 17     |      |
| Hold time, D after H1 high<br>(write)  | t <sub>h3</sub>  |  |                                  |                       | 0          |        |      |
| Delay time, form H1 high to A valid on back-to-back write cycles                       | t <sub>d9</sub>  |  |                                  |                       |            | 15     |      |
| Delay time, from RDY to A valid <u>4</u> /   | t <sub>d11</sub> |  |                                  |                       |            | 7      |      |
| See footnotes at end of table.   |                  |  |                                  |                       |            |        |      |
| STANDARD<br>MICROCIRCUIT DRAWING<br>DLA LAND AND MARITIME<br>COLUMBUS, OHIO 43218-3990 |                  |  | SIZE<br>A                        |                       |            | 5962-9 | 7606 |
|  |                  |  |                                  | REVISION LEV          | SHEET<br>6 |        |      |

|   | TABLE I.          | Electrical performa   | nce characteristics              | - Continued.         |     |        |       |
|---|-------------------|---|----------------------------------|----------------------|-----|--------|-------|
| Test  | Symbol            | Test c<br>-55°C ≤ Tc  | onditions<br>≤ +125°C <u>1</u> / | Group A<br>subgroups | Lin | nits   | Unit  |
|   |                   | unless other  | wise specified                   |                      | Min | Max    |       |
| Delay time, H3 high to XF0<br>low                                       | t <sub>d17</sub>  | Timing for XF0 an<br>executing LDFI o                           | d XF1 when<br>r LDII             | 9, 10, 11            |     | 13     | ns    |
| Set-up time, XF1 valid after<br>H1 low                                  | t <sub>su7</sub>  | See ligure 4  |                                  |                      | 10  |        |       |
| Hold time, XF1 after H1 low   | t <sub>h7</sub>   |   |                                  |                      | 0   |        |       |
| Delay time, from H3 high to<br>XF0 high                                 | t <sub>d18</sub>  | Timing for XF0 when executing a<br>STFI or STII<br>See figure 4 |                                  | 9, 10, 11            |     | 13     | ns    |
| Delay time, from H3 high to<br>XF0 low                                  | t <sub>d19</sub>  | Timing for XF0 and XF1 when<br>executing a SIGI                 |                                  | 9, 10, 11            |     | 13     | ns    |
| Delay time, from H3 high to XF0 high                                    | t <sub>d20</sub>  | See figure 4  | e 4                              |                      |     | 13     |       |
| Set-up time, XF1 valid before<br>H1 low                                 | t <sub>su8</sub>  |   |                                  |                      | 10  |        |       |
| Hold time, XF1 after H1 low   | t <sub>h8</sub>   |   |                                  |                      | 0   |        |       |
| Valid time, H3 high to XF   | t <sub>v3</sub>   | Timing for loading<br>conformed as an<br>See figure 4           | XF register when<br>output pin   | 9, 10, 11            |     | 13     | ns    |
| Hold time, XF after H3 high <u>4/</u>                                   | t <sub>h9</sub>   | Change of XF from output to input<br>mode<br>See figure 4       |                                  | 9, 10, 11            |     | 13     | ns    |
| Setup time, XF before H1 low  | t <sub>su9</sub>  |   |                                  |                      | 10  |        |       |
| Hold time, XF after H1 low  | t <sub>h10</sub>  |   |                                  |                      | 0   |        |       |
| Delay time, from H3 high to<br>XF switching from input to<br>output     | t <sub>d21</sub>  | Change of XF from<br>mode<br>See figure 4                       | n input to output                | 9, 10, 11            |     | 17     | ns    |
| Setup time, for RESET before CLKIN low <u>4</u> /                       | t <sub>su10</sub> | RESET timing<br>See figure 4                                    |                                  | 9, 10, 11            | 10  | Р      | ns    |
| Delay time, from CLKIN high to H1 high                                  | t <sub>d22</sub>  |   |                                  |                      | 2   | 14     |       |
| Delay time, from CLKIN high to H1 low                                   | t <sub>d23</sub>  |   |                                  |                      | 2   | 14     | 1     |
| Setup time, RESET high<br>before H1 low and after<br>10 H1 clock cycles | t <sub>su11</sub> |   |                                  |                      | 9   |        |       |
| See footnotes at end of table.  |                   |   |                                  |                      |     |        |       |
| STANDA  |                   | NG  | SIZE<br>A                        |                      |     | 5962-9 | 97606 |

**REVISION LEVEL** 

J

SHEET

7

DLA LAND AND MARITIME

COLUMBUS, OHIO 43218-3990

| Test  | Symbol            | Test cond-55°C $\leq$ T <sub>C</sub> $\leq$ + | ditions<br>⊦125°C <u>1</u> / | Group A<br>subgroups | Lir                   | Unit                              |      |
|---|-------------------|---|------------------------------|----------------------|-----------------------|-----------------------------------|------|
|   |                   | unless otherwi                                | se specified                 |                      | Min                   | Max                               |      |
| Delay time, from CLKIN high to H3 low   | t <sub>d24</sub>  | RESET timing<br>See figure 4                  |                              | 9, 10, 11            | 2                     | 14                                | ns   |
| Delay time, from CLKIN high to H3 high  | t <sub>d25</sub>  |   |                              |                      | 2                     | 14                                |      |
| Disable time, from H1 high to D high - Z $\underline{4}/$                                       | t <sub>dis1</sub> |   |                              |                      |                       | 13                                |      |
| Disable time, from H3 high to A high - Z $\underline{4}/$                                       | t <sub>dis2</sub> |   |                              |                      |                       | 9                                 |      |
| Delay time, from H3 high to control signals high <u>4</u> /                                     | t <sub>d26</sub>  |   |                              |                      |                       | 9                                 |      |
| Delay time, from H1 high to R/ $\overline{W}$ high <u>4</u> /                                   | t <sub>d27A</sub> |   |                              |                      |                       | 9                                 |      |
| Delay time, from H1 high to<br>IACK high <u>4</u> /   | t <sub>d27B</sub> |   |                              |                      |                       | 9                                 |      |
| Disable time, from RESET<br>low to asynchronously reset<br>signals (high - Z) <u>4</u> /        | t <sub>dis3</sub> |   |                              |                      |                       | 21                                |      |
| Setup time, INT(3-0)<br>before H1 low   | t <sub>su12</sub> | INT(3 - 0) response<br>See figure 4           | 9, 10, 11                    | 15                   |                       | ns                                |      |
| Pulse duration, to guarantee<br>one interrupt seen<br><u>4/5/6</u> /                            | t <sub>w5</sub>   |   |                              |                      | Р                     | 2P                                |      |
| Delay time, from H1 high to<br>IACK low   | t <sub>d28</sub>  | IACK timing<br>See figure 4                   |                              | 9, 10, 11            |                       | 9                                 | ns   |
| Delay time, from H1 high to<br>IACK high during first<br>cycle of IACK instruction<br>data read | t <sub>d29</sub>  |   |                              |                      |                       | 9                                 |      |
| Delay time, from H1 high to<br>internal CLKX/R  | t <sub>d30</sub>  | Data rate mode<br>See figure 4                |                              | 9, 10, 11            |                       | 13                                | ns   |
| Cycle time, CLKX/R  | t <sub>c3</sub>   |   | CLKX/R ext<br><u>5</u> /     |                      | t <sub>c2</sub> x 2.6 |                                   |      |
|   |                   |   | CLKX/R int<br><u>4</u> /     |                      | t <sub>c2</sub> x 2   | t <sub>c2</sub> x 2 <sup>32</sup> |      |
| See footnotes at end of table.  |                   |   |                              |                      |                       |                                   |      |
| STANDARD<br>MICROCIRCUIT DRAWING<br>DLA LAND AND MARITIME<br>COLUMBUS, OHIO 43218-3990          |                   |   | SIZE<br>A                    |                      |                       | 5962-97                           | 7606 |
|   |                   |   |                              | REVISION LEV         | EL                    | SHEET                             |      |

8

J

|  | TABLE I           | . Electrical performance                           | characteristics          | - Continued.         |                        |                          |      |
|--|-------------------|--|--------------------------|----------------------|------------------------|--------------------------|------|
| Test   | Symbol            | Test condit -55°C $\leq$ T <sub>C</sub> $\leq$ +12 | ions<br>25°C <u>1</u> /  | Group A<br>subgroups | Lir                    | nits                     | Unit |
|  |                   | unless otherwise                                   | specified                |                      | Min                    | Max                      |      |
| Pulse width, CLKX/R  | t <sub>w6</sub>   | Data rate mode<br>See figure 4                     | CLKX/R ext<br><u>5</u> / | 9, 10, 11            | t <sub>c2</sub> + 10   |                          | ns   |
|  |                   |  | CLKX/R int               |                      | (t <sub>c3</sub> /2)-5 | (t <sub>c3</sub> /2)+5   |      |
| Rise time, CLKX/R <u>4</u> /   | t <sub>r3</sub>   |  |                          |                      |                        | 7                        |      |
| Fall time, CLKX/R <u>4</u> /   | t <sub>f3</sub>   | Fixed data rate mode<br>See figure 4               |                          | 9, 10, 11            |                        | 7                        | ns   |
| Delay time, from CLKX to DX  | t <sub>d31</sub>  |  | CLKX ext                 |                      |                        | 30                       |      |
| valid  |                   |  | CLKX int                 |                      |                        | 17                       |      |
| Setup time, DR before CLKR   | t <sub>su13</sub> |  | CLKR ext                 |                      | 9                      |                          |      |
| IOW  |                   |  | CLKR int                 |                      | 21                     |                          |      |
| Hold time, DR from CLKR low  | t <sub>h11</sub>  |  | CLKR ext                 |                      | 9                      |                          |      |
|  |                   |  | CLKR int<br><u>5/</u>    |                      | 0                      |                          |      |
| Delay time, from CLKX to   | t <sub>d32</sub>  |  | CLKX ext                 |                      |                        | 27                       |      |
| Internal FSX high/low  |                   |  | CLKX int                 |                      |                        | 15                       |      |
| Setup time, FSR before   | t <sub>su14</sub> |  | CLKR ext                 |                      | 9                      |                          |      |
|  |                   |  | CLKR int                 |                      | 9                      |                          |      |
| Hold time, FSX/R from  | t <sub>h12</sub>  |  | CLKX/R ext               |                      | 9                      |                          |      |
|  |                   |  | CLKX/R int<br><u>5</u> / |                      | 0                      |                          |      |
| Setup time, external FSX before CLKX   | t <sub>su15</sub> |  | CLKX ext<br><u>4</u> /   |                      | -(t <sub>c2</sub> - 8) | (t <sub>c3</sub> /2- 10) |      |
|  |                   |  | CLKX int<br><u>4</u> /   |                      | -(t <sub>c2</sub> -21) | t <sub>c3</sub> /2       |      |
| Delay time, from CLKX to first   | t <sub>d33</sub>  | Variable rate data                                 | CLKX ext                 | 9, 10, 11            |                        | 30                       | ns   |
| high <u>4</u> /  |                   | See figure 4                                       | CLKX int                 |                      |                        | 18                       |      |
| Delay time, from FSX to first<br>DX bit, CLKX precedes FSX<br><u>4</u> /         | t <sub>d34</sub>  |  |                          |                      |                        | 30                       |      |
| Delay time, from CLKX high<br>to DX high-Z following last<br>data bit <u>4</u> / | t <sub>d35</sub>  |  |                          |                      |                        | 17                       |      |
| See footnotes at end of table.   |                   |  |                          |                      |                        |                          |      |
| STAND  | ARD<br>T DRAW     | /ING   | SIZE<br>A                |                      |                        | 5962-9                   | 7606 |
| DLA LAND AND<br>COLUMBUS, OH   | 1E<br>3990        |  | REVISION LE              | VEL                  | SHEET<br>9             |                          |      |

|   | TABLE I           | . <u>Electrical performa</u>               | nce characteristics           | <u>s</u> - Continued. |                    |      |              |
|---|-------------------|--|-------------------------------|-----------------------|--------------------|------|--------------|
| Test  | Symbol            | Test col<br>-55°C ≤ Tc ≤                   | nditions<br>+125°C <u>1</u> / | Group A<br>subgroups  | Lin                | nits | Unit         |
|   |                   | unless otherw                              | lise specified                |                       | Min                | Max  |              |
| Setup time, HOLD valid before H1 low  | t <sub>su16</sub> | HOLD / HOLDA tin<br>See figure 4           | ning                          | 9, 10, 11             | 13                 |      | ns           |
| HOLDA valid after H1 low <u>5</u> /   | t <sub>v4</sub>   |  |                               | 9, 10, 11             | 0                  | 9    | ns           |
| Pulse width, HOLD low   | t <sub>w7</sub>   |  |                               |                       | 2                  |      | H1<br>cycles |
| Pulse width, HOLDA low 5/   | t <sub>w8</sub>   |  |                               |                       | t <sub>c2</sub> -5 |      | ns           |
| Delay time, from H1 low to<br>STRB high for a HOLD<br><u>5</u> /                  | t <sub>d36</sub>  |  |                               |                       | 0                  | 9    |              |
| Disable time, from H1 low to<br>STRB high-Z state<br><u>4</u> / <u>5</u> /        | t <sub>dis4</sub> |  |                               |                       | 0                  | 9    |              |
| Enable time, from H1 low to<br>STRB active <u>5</u> /                             | t <sub>en1</sub>  |  |                               | 9, 10, 11             | 0                  | 9    | ns           |
| Disable time, from H1 low to R/ $\overline{W}$ high-Z state <u>4</u> / <u>5</u> / | t <sub>dis5</sub> |  |                               |                       | 0                  | 9    |              |
| Enable time, from H1 low to R/ $\overline{W}$ active <u>5</u> /                   | t <sub>en2</sub>  |  |                               |                       | 0                  | 9    |              |
| Disable time, from H1 low to address high-Z state <u>4</u> / <u>5</u> /           | t <sub>dis6</sub> |  |                               | 9, 10, 11             | 0                  | 10   | ns           |
| Enable time, from H1 low to address valid <u>5</u> /                              | t <sub>en3</sub>  |  |                               |                       | 0                  | 13   |              |
| Disable time, from H1 high to data high-Z state <u>4</u> / <u>5</u> /             | t <sub>dis7</sub> |  |                               |                       | 0                  | 9    |              |
| Setup time, general purpose<br>input before H1 low                                | t <sub>su17</sub> | Peripheral pin gene<br>General purpose I/C | ral<br>) timing               | 9, 10, 11             | 10                 |      | ns           |
| Hold time, general-purpose<br>input after H1 low                                  | t <sub>h13</sub>  | See ligure 4                               |                               |                       | 0                  |      |              |
| Delay time, general purpose<br>output after H1 high                               | t <sub>d37</sub>  |  |                               |                       |                    | 13   |              |
| See footnotes at end of table.  |                   |  | _                             | _                     |                    |      |              |
| STAND   | ARD               |  | SIZE                          |                       |                    | 5962 | -97606       |

|   | TABLE I           | . Electrical performance  | characteristics | - Continued.         |                       |                                   |      |
|---|-------------------|---|-----------------|----------------------|-----------------------|-----------------------------------|------|
| Test  | Symbol            | $\begin{array}{c} \text{Test conditions} \\ -55^\circ C \leq T_C \leq +125^\circ C  \underline{1}/\\ \text{unless otherwise specified} \end{array}$ |                 | Group A<br>subgroups | Limits                |                                   | Unit |
|   |                   |   |                 |                      | Min                   | Max                               |      |
| Setup time, TCLK ext before<br>H1 low   | t <sub>su18</sub> | Timer pin timing<br>See figure 4  |                 | 9, 10, 11            | 10                    |                                   | ns   |
| Hold time, TCLK ext after H1<br>low   | t <sub>h14</sub>  |   |                 |                      | 0                     |                                   |      |
| Delay time, TCLK int valid after H1 high  | t <sub>d38</sub>  |   |                 |                      |                       | 9                                 |      |
| Cycle time, TCLK  | tc                |   | External        |                      | t <sub>c2</sub> x 2.6 |                                   |      |
|   |                   |   | Internal        |                      | t <sub>c2</sub> x 2   | t <sub>c2</sub> x 2 <sup>32</sup> |      |
| Pulse width, TCLK high/low  | tw                |   | External        |                      | t <sub>c2</sub> + 10  |                                   |      |
|   |                   |   | Internal        |                      | t <sub>c4</sub> /2-5  | t <sub>c4</sub> /2+5              |      |
| Hold time, peripheral pin after<br>H1 high                                      | t <sub>h15</sub>  | Change of peripheral pin from general purpose output to input   |                 | 9, 10, 11            |                       | 13                                | ns   |
| Setup time, peripheral pin before H1 low  | t <sub>su19</sub> | mode<br>See figure 4  |                 |                      | 9                     |                                   |      |
| Hold time, peripheral pin after<br>H1 low                                       | t <sub>h16</sub>  |   |                 |                      | 0                     |                                   |      |
| Delay time, from H1 high to<br>peripheral pin switching from<br>input to output | t <sub>d39</sub>  | Change of peripheral pin from<br>general purpose input to output<br>mode<br>See figure 4  |                 | 9, 10, 11            |                       | 13                                | ns   |
| Disable time, SHZ low to all O, IO high-Z <u>4</u> / <u>5</u> /                 | t <sub>dis8</sub> | $\overline{\text{SHZ}}$ [P = t <sub>c</sub> (CI )] pin t<br>See figure 4  | iming           | 9, 10, 11            | 0                     | 2P                                | ns   |

1/ Unless otherwise specified, 3.13 V  $\leq$  V<sub>DD</sub>  $\leq$  3.47 V. All other test conditions shall be worst case conditions unless otherwise specified.

2/ Pins with internal pull-up devices:  $\overline{INT(3-0)}$ , MCBL/MP, RSV (0-10). Although RSV (0-10) have internal pull-up devices, external pull-ups should be used on each pin.

3/ Actual operating current will be less than this maximum value. This value was obtained under specially produced worst-case test conditions, which are not sustained during normal device operation. These conditions consist of continuous parallel writes of a checkerboard pattern to the primary bus at the maximum rate possible.

<u>4</u>/ Maximum limit is not production tested.

 $\overline{5}$ / Minimum limit is not production tested.

 $\overline{6}$ / Interrupt pulse width must be at least 1P wide to guarantee it will be seen. It must be less than 2P wide to guarantee it will be responded to only once. The recommended pulse width is 1.5P. P = one H1 cycle.

| STANDARD<br>MICROCIRCUIT DRAWING | SIZE<br><b>A</b> |                | 5962-97606 |
|----------------------------------|------------------|----------------|------------|
| DLA LAND AND MARITIME            |                  | REVISION LEVEL | SHEET      |
| COLUMBUS, OHIO 43218-3990        |                  | J              | 11         |



| Case               |                    |                    |                    | v                  |                    |                    |                    |
|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|
| outline            |                    | n                  |                    | ^                  |                    | n .                |                    |
| Terminal<br>number | Terminal<br>symbol | Terminal<br>number | Terminal<br>symbol | Terminal<br>number | Terminal<br>symbol | Terminal<br>number | Terminal<br>symbol |
| 1                  | A21                | 34                 | D30                | 67                 | D9                 | 100                | <b>INTO</b>        |
| 2                  | A20                | 35                 | Vss                | 68                 | D8                 | 101                | Vss                |
| 3                  | Vss                | 36                 | Vss                | 69                 | Vss                | 102                | Vss                |
| 4                  | Vss                | 37                 | Vss                | 70                 | Vss                | 103                | INT1               |
| 5                  | A19                | 38                 | D29                | 71                 | Vss                | 104                | VDD                |
| 6                  | Vdd                | 39                 | D28                | 72                 | D7                 | 105                | Vdd                |
| 7                  | A18                | 40                 | V <sub>DD</sub>    | 73                 | D6                 | 106                | INT2               |
| 8                  | A17                | 41                 | D27                | 74                 | V <sub>DD</sub>    | 107                | INT3               |
| 9                  | A16                | 42                 | Vss                | 75                 | D5                 | 108                | DR0                |
| 10                 | A15                | 43                 | D26                | 76                 | D4                 | 109                | Vss                |
| 11                 | A14                | 44                 | D25                | 77                 | D3                 | 110                | FSR0               |
| 12                 | A13                | 45                 | D24                | 78                 | D2                 | 111                | CLKR0              |
| 13                 | A12                | 46                 | D23                | 79                 | D1                 | 112                | CLKX0              |
| 14                 | A11                | 47                 | D22                | 80                 | D0                 | 113                | Vss                |
| 15                 | Vdd                | 48                 | D21                | 81                 | H1                 | 114                | FSX0               |
| 16                 | A10                | 49                 | V <sub>DD</sub>    | 82                 | H3                 | 115                | V <sub>DD</sub>    |
| 17                 | Vss                | 50                 | D20                | 83                 | V <sub>DD</sub>    | 116                | DX0                |
| 18                 | A9                 | 51                 | Vss                | 84                 | Vss                | 117                | Vss                |
| 19                 | Vss                | 52                 | D19                | 85                 | Vss                | 118                | SHZ                |
| 20                 | A8                 | 53                 | D18                | 86                 | Vss                | 119                | Vss                |
| 21                 | A7                 | 54                 | D17                | 87                 | X2/CLKIN           | 120                | TLCK0              |
| 22                 | A6                 | 55                 | D16                | 88                 | X1                 | 121                | V <sub>DD</sub>    |
| 23                 | A5                 | 56                 | D15                | 89                 | HOLDA              | 122                | TLCK1              |
| 24                 | Vdd                | 57                 | Vss                | 90                 | HOLD               | 123                | EMU3               |
| 25                 | A4                 | 58                 | D14                | 91                 | Vdd                | 124                | EMU0               |
| 26                 | A3                 | 59                 | V <sub>DD</sub>    | 92                 | RDY                | 125                | EMU1               |
| 27                 | A2                 | 60                 | D13                | 93                 | STRB               | 126                | EMU2               |
| 28                 | A1                 | 61                 | Vss                | 94                 | $R/\overline{W}$   | 127                | MCBL/MP            |
| 29                 | A0                 | 62                 | D12                | 95                 | RESET              | 128                | Vss                |
| 30                 | Vss                | 63                 | D11                | 96                 | XF0                | 129                | A23                |
| 31                 | D31                | 64                 | D10                | 97                 | VDD                | 130                | A22                |
| 32                 | V <sub>DD</sub>    | 65                 | V <sub>DD</sub>    | 98                 | XF1                | 131                | V <sub>DD</sub>    |
| 33                 | V <sub>DD</sub>    | 66                 | V <sub>DD</sub>    | 99                 | IACK               | 132                | V <sub>DD</sub>    |
|                    |                    | 1                  |                    | 1                  |                    | 1                  |                    |

FIGURE 2. Terminal connections.

| STANDARD<br>MICROCIRCUIT DRAWING<br>DLA LAND AND MARITIME<br>COLUMBUS, OHIO 43218-3990 | SIZE<br>A |                     | 5962-97606  |
|--|-----------|---------------------|-------------|
|  |           | REVISION LEVEL<br>J | SHEET<br>13 |











TIMING XFO AND XF1 WHEN EXECUTING LDF1 OR LDII

| STANDARD<br>MICROCIRCUIT DRAWING                   | SIZE<br><b>A</b> |                     | 5962-97606  |
|--|------------------|---------------------|-------------|
| DLA LAND AND MARITIME<br>COLUMBUS, OHIO 43218-3990 |                  | REVISION LEVEL<br>J | SHEET<br>19 |
| DSCC FORM 2234                                     |                  |                     |             |



TIMING FOR LOADING XF REGISTER WHEN CONFIGURED AS AN OUTPUT PIN



TIMING FOR XFO AND XF1 WHEN EXECUTING SIGI



TIMING FOR RESET



Α

5962-97606

21

SHEET

J

**STANDARD** 

INT(3-0) RESPONSE TIMING FETCH FIRST INSTRUCTION RESET OR 0F INTERRUPT SERVICE VECTOR ROUTINE READ HЗ Η1 su12 INT (3-0) PIN ω5 ÷. INT (3-0) FLAG FIRST INSTRUCTION VECTOR ADDR ADDRESS ADDRESS DATA

NOTES:

- 1. Interrupt pulse width must be at least 1P wide to guarantee it will be seen. It must be less than 2P wide to guarantee it will be responded to only once. The recommended pulse width is 1.5P.
- 2. INT is an asynchronous input and can be asserted at any point during a clock cycle. If the specified timings are met, the exact sequence shown will occur; otherwise, an additional delay of one clock cycle may occur.





### NOTES:

- 1. Timings diagrams show operations with CLKXP = CLKRP = FSXP = FSRP = 0
- 2. These timings are valid for all serial port modes, including handshake, except where otherwise indicated.





# NOTES:

- 1. Timing diagrams show operation with CLKXP = XLKRP = FSXP = FSRP = 0
- 2. Timings not expressly specified for variable data rate mode are the same as those for fixed data rate mode.
- 3. Timings are valid for all serial port modes, includes handshake mode, except where otherwise indicated.

FIGURE 4. Switching waveforms and test circuit - Continued.

|  |                  |                     | •           |
|--|------------------|---------------------|-------------|
| STANDARD<br>MICROCIRCUIT DRAWING<br>DLA LAND AND MARITIME<br>COLUMBUS, OHIO 43218-3990 | SIZE<br><b>A</b> |                     | 5962-97606  |
|  |                  | REVISION LEVEL<br>J | SHEET<br>23 |





## 4. VERIFICATION

4.1 <u>Sampling and inspection</u>. For device classes N, Q, and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.

4.2 <u>Screening</u>. For device classes N, Q, and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection.

- 4.2.1 Additional criteria for device classes N, Q, and V.
  - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
  - b. Interim and final electrical test parameters shall be as specified in table II herein.
  - c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.

4.3 <u>Qualification inspection for device classes N, Q, and V</u>. Qualification inspection for device classes N, Q, and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes N, Q, and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein.

### 4.4.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. For device classes N, Q, and V, subgroups 7 and 8 shall include verifying the functionality of the device.
- 4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table II herein.

4.4.2.1 Additional criteria for device classes N, Q, and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB, in accordance with MIL-PRF-38535, and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.

4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table II herein.

4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).

- a. End-point electrical parameters shall be as specified in table II herein.
- b. For device classes N, Q, and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T<sub>A</sub> = +25°C ±5°C, after exposure, to the subgroups specified in table II herein.

| STANDARD<br>MICROCIRCUIT DRAWING | SIZE<br><b>A</b> |                | 5962-97606 |
|----------------------------------|------------------|----------------|------------|
| DLA LAND AND MARITIME            |                  | REVISION LEVEL | SHEET      |
| COLUMBUS, OHIO 43218-3990        |                  | J              | 26         |

| Test requirements                                    | Subgroups<br>(in accordance with MIL-PRF-38535, table III) |                                       |                                       |  |  |
|--|--|---------------------------------------|---------------------------------------|--|--|
|  | Device<br>class N  | Device<br>class Q                     | Device<br>class V                     |  |  |
| Interim electrical<br>parameters (see 4.2)           |  |                                       | 1                                     |  |  |
| Final electrical<br>parameters (see 4.2)             | 1, 2, 3, 7, 8<br>9, 10, 11 <u>1</u> /                      | 1, 2, 3, 7, 8<br>9, 10, 11 <u>1</u> / | 1, 2, 3, 7, 8<br>9, 10, 11 <u>2</u> / |  |  |
| Group A test<br>requirements (see 4.4)               | 1, 2, 3, 4, 7,<br>8, 9, 10, 11                             | 1, 2, 3, 4, 7,<br>8, 9, 10, 11        | 1, 2, 3, 4, 7,<br>8, 9, 10, 11        |  |  |
| Group C end-point electrical<br>parameters (see 4.4) | 1, 2, 3  | 1, 2, 3                               | 1, 2, 3, 7, 8,<br>9, 10, 11           |  |  |
| Group D end-point electrical<br>parameters (see 4.4) | 1, 2, 3  | 1, 2, 3                               | 1, 2, 3                               |  |  |
| Group E end-point electrical<br>parameters (see 4.4) | 1, 7, 9  | 1, 7, 9                               | 1, 7, 9                               |  |  |

TABLE II. Electrical test requirements.

1/ PDA applies to subgroup 1.

 $\underline{2}$ / PDA applies to subgroups 1 and 7.

## 5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging for device classes N, Q, and V shall be in accordance with MIL-PRF-38535.

## 6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal, or email communication.

6.3 <u>Record of users</u>. Military and industrial users shall inform DLA Land and Maritime when a system application requires configuration control and which SMD's are applicable to that system. DLA Land and Maritime will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DLA Land and Maritime-VA, telephone (614) 692-8108.

6.4 <u>Comments</u>. Comments on this drawing should be directed to DLA Land and Maritime-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0591.

6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535, MIL-HDBK-1331, and table III herein.

6.6 <u>Sources of supply</u>. Sources of supply for device classes N, Q, and V are listed in MIL-HDBK-103 and QML-38535. The vendors listed in MIL-HDBK-103 and QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DLA Land and Maritime -VA and have agreed to this drawing.

6.7 <u>Application note</u>. Devices supplied to this drawing have been known to exhibit cold start sensitivity. Contact the device manufacturer for further information or see the manufacture's literature, SGUA001, for more detail information.

| STANDARD<br>MICROCIRCUIT DRAWING | SIZE<br><b>A</b> |                | 5962-97606 |
|----------------------------------|------------------|----------------|------------|
| DLA LAND AND MARITIME            |                  | REVISION LEVEL | SHEET      |
| COLUMBUS, OHIO 43218-3990        |                  | J              | 27         |

|               |   | TABLE III. Terminal description.  |   |   |   |
|---------------|---|---|---|---|---|
| Terminal name | Terminal name     Type     Description       1/     1/     1/ |   |   |   |   |
|               |   | PRIMARY-BUS INTERFACE   |   |   |   |
| D31–D0        | I/O/Z   | 32-bit data port  | S | Н | R |
| A23–A0        | O/Z   | 24-bit address port   | S | Н | R |
| R/W           | O/Z   | Read/write. $R/\overline{W}$ is high when a read is performed and low when a write is performed over the parallel interface.  | S | Н | R |
| STRB          | O/Z   | External-access strobe  | S | Н |   |
| RDY           | I   | Ready. RDY indicates that the external device is prepared for a transaction completion.   |   |   |   |
| HOLD          | I   | Hold. When $\overline{\text{HOLD}}$ is a logic low, any ongoing transaction is<br>completed, A23–A0, D31–D0, $\overline{\text{STRB}}$ , and R/ $\overline{\text{W}}$ are placed in the<br>high-impedance state and all transactions over the primary-bus interface<br>are held until $\overline{\text{HOLD}}$ becomes a logic high or until the NOHOLD bit of<br>the primary-bus-control register is set.   |   |   |   |
| HOLDA         | O/Z   | Hold acknowledge. $\overrightarrow{\text{HOLDA}}$ is generated in response to a logic low on $\overrightarrow{\text{HOLDA}}$ . $\overrightarrow{\text{HOLDA}}$ indicates that A23–A0, D31–D0, $\overrightarrow{\text{STRB}}$ , and $\overrightarrow{\text{R/W}}$ are in the high-impedance state and that all transactions over the bus are held. $\overrightarrow{\text{HOLDA}}$ is high in response to a logic high of $\overrightarrow{\text{HOLD}}$ or the NOHOLD bit of the primary-bus-control register is set. | S |   |   |
|               |   | CONTROL SIGNALS   |   |   |   |
| RESET         | I   | Reset. When $\overrightarrow{\text{RESET}}$ is a logic low, the device is in the reset condition. When $\overrightarrow{\text{RESET}}$ becomes a logic high, execution begins from the location specified by the reset vector.  |   |   |   |
| INT3 – INTO   | I   | External interrupts   |   |   |   |
| IACK          | O/Z   | Interrupt acknowledge. IACK is generated by the IACK instruction.<br>IACK can be used to indicate the beginning or the end of an<br>interrupt-service routine.  | S |   |   |
| MCBL/MP       | Ι   | Microcomputer boot-loader/microprocessor mode-select  |   |   |   |
| SHZ           | I   | Shutdown high-impedance. When active, $\overline{SHZ}$ shuts down the device<br>and places all pins in the high-impedance state. $\overline{SHZ}$ is used for<br>board-level testing to ensure that no dual-drive conditions occur.<br>Caution: A low on $\overline{SHZ}$ corrupts the device memory and register<br>contents. Reset the device with $\overline{SHZ}$ high to restore it to a known<br>operating condition.   |   |   |   |
| XF1, XF0      | I/O/Z   | External flags. XF1 and XF0 are used as general-purpose I/Os or to support interlocked processor instruction.   | S |   | R |

See footnotes at end of table.

| STANDARD<br>MICROCIRCUIT DRAWING | SIZE<br>A |                | 5962-97606 |
|----------------------------------|-----------|----------------|------------|
| DLA LAND AND MARITIME            |           | REVISION LEVEL | SHEET      |
| COLUMBUS, OHIO 43218-3990        |           | J              | 28         |

|                  |   | TABLE III. <u>Terminal description</u> - Continued.   |   |   |
|------------------|---|---|---|---|
| Terminal<br>name | erminal Type Description<br>name <u>1</u> / |   |   |   |
|                  |   | SERIAL PORT 0 SIGNALS   |   |   |
| CLKR0            | I/O/Z                                       | Serial port 0 receive clock. CLKR0 is the serial shift clock for the serial port 0 receiver.  | S | R |
| CLKX0            | I/O/Z                                       | Serial port 0 transmit clock. CLKX0 is the serial shift clock for the serial port 0 transmitter.  | S | R |
| DR0              | I/O/Z                                       | Data-receive. Serial port 0 receives serial data on DR0.  | S | R |
| DX0              | I/O/Z                                       | Data-transmit output. Serial port 0 transmits serial data on DX0.   | S | R |
| FSR0             | I/O/Z                                       | Frame-synchronization pulse for receive. The FSR0 pulse initiates the data-receive process using DR0.                                   | S | R |
| FSX0             | I/O/Z                                       | Frame-synchronization pulse for transmit. The FSX0 pulse initiates the data-transmit process using DX0.                                 | S | R |
|                  |   | TIMER SIGNALS   |   |   |
| TCLK0            | I/O/Z                                       | Timer clock 0. As an input, TCLK0 is used by timer 0 to count external pulses. As an output, TCLK0 outputs pulses generated by timer 0. | S |   |
| TCLK1            | I/O/Z                                       | Timer clock 1. As an input, TCLK1 is used by timer 1 to count external pulses, As an output, TCLK1 outputs pulses generated by timer 1. | S |   |
|                  | •   | SUPPLY AND OSCILLATOR SIGNALS   |   |   |
| H1               | O/Z   | External H1 clock. H1 has a period equal to twice CLKIN.  | S |   |
| H3               | O/Z   | External H3 clock. H3 has a period equal to twice CLKIN.  | S |   |
| Vdd              | I   | 3.3-V supply for the device. All must be connected to a common supply plane. $\underline{3}/$   |   |   |
| Vss              | I   | Ground. All grounds must be connected to a common ground plane.   |   |   |
| X1               | 0   | Output from the internal-crystal oscillator. If a crystal is not used, X1 should be left unconnected.                                   |   |   |
| X2/CLKIN         | I   | Internal-oscillator input from a crystal or a clock.  |   |   |
|                  |   | RESERVED <u>4</u> /   |   |   |
| EMU2–EMU0        | Ι   | Reserved for emulation. Use pullup resistors to VDD   |   |   |
| EMU3             | O/Z   | Reserved for emulation  | S |   |

 $\underline{1}$ / I = input, O = output, Z = high-impedance state.

 $\underline{2}$ / S =  $\overline{SHZ}$  active, H =  $\overline{HOLD}$  active, R =  $\overline{RESET}$  active.

 $\underline{3}$ / Recommended decoupling capacitor value is 0.1  $\mu$ F.  $\underline{4}$ / Follow the connections specified for the reserved pins Follow the connections specified for the reserved pins. Use  $18-k\Omega - 22-k\Omega$  pullup resistors for best results. All V<sub>DD</sub> supply pins must be connected to a common supply plane, and all ground pins must be connected to a common ground plane.

| STANDARD<br>MICROCIRCUIT DRAWING | SIZE<br>A |                | 5962-97606 |
|----------------------------------|-----------|----------------|------------|
| DLA LAND AND MARITIME            |           | REVISION LEVEL | SHEET      |
| COLUMBUS, OHIO 43218-3990        |           | J              | 29         |

## A.1 SCOPE

A.1.1 <u>Scope</u>. This appendix establishes minimum requirements for microcircuit die to be supplied under the Qualified Manufacturers List (QML) Program. QML microcircuit die meeting the requirements of MIL-PRF-38535 and the manufacturers approved QM plan for use in monolithic microcircuits, multi-chip modules (MCMs), hybrids, electronic modules, or devices using chip and wire designs in accordance with MIL-PRF-38534 are specified herein. Two product assurance classes consisting of military high reliability (device class Q) and space application (device Class V) are reflected in the Part or Identification Number (PIN). When available a choice of Radiation Hardness Assurance (RHA) levels is reflected in the PIN.

A.1.2 <u>PIN</u>. The PIN is as shown in the following example:



A.1.2.1 <u>RHA designator</u>. Device classes Q and V RHA identified die meet the MIL-PRF-38535 specified RHA levels. A dash (-) indicates a non-RHA die.

A.1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

| Device type | Generic number | Circuit function                 |
|-------------|----------------|----------------------------------|
| 01          | 320LC31        | Digital signal processor, 40 MHz |

A.1.2.3 Device class designator.

| Device class | Device requirements documentation  |
|--------------|--|
| Q or V       | Certification and qualification to the die requirements of MIL-PRF-38535 |

A.1.2.4 <u>Die Details</u>. The die details designation shall be a unique letter which designates the die's physical dimensions, bonding pad location(s) and related electrical function(s), interface materials, and other assembly related information, for each product and variant supplied to this appendix.

A.1.2.4.1 Die physical dimensions. Die type Figure number 01 A-1 A.1.2.4.2 Die bonding pad locations and electrical functions. Die type Figure number 01 A-1 SIZE **STANDARD** 5962-97606 Α MICROCIRCUIT DRAWING DLA LAND AND MARITIME **REVISION LEVEL** SHEET COLUMBUS, OHIO 43218-3990 30 J

A.1.2.4.3 Interface materials.

A.1.2.4

| <u>Die type</u>                 | Figure number |
|---------------------------------|---------------|
| 01                              | A-1           |
| 4 Assembly related information. |               |
| <u>Die type</u>                 | Figure number |
| 01                              | A-1           |
|                                 |               |

A.1.3 <u>Absolute maximum ratings</u>. See paragraph 1.3 within the body of this drawing for details.

A.1.4 <u>Recommended operating conditions</u>. See paragraph 1.4 within the body of this drawing for details.

## A.2 APPLICABLE DOCUMENTS.

A.2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

## DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.

DEPARTMENT OF DEFENSE HANDBOOK

MIL-HDBK-103 - List of Standard Microcircuit Drawings MIL-HDBK-780 - Standard Microcircuit Drawings

(Copies of these documents are available online at https://quicksearch.dla.mil/.)

A.2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

| STANDARD<br>MICROCIRCUIT DRAWING | SIZE<br><b>A</b> |                | 5962-97606 |
|----------------------------------|------------------|----------------|------------|
| DLA LAND AND MARITIME            |                  | REVISION LEVEL | SHEET      |
| COLUMBUS, OHIO 43218-3990        |                  | J              | 31         |

### A.3 REQUIREMENTS

A.3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.

A.3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein and the manufacturer's QM plan, for device classes Q and V.

A.3.2.1 <u>Die physical dimensions</u>. The die physical dimensions shall be as specified in A.1.2.4.1 and on figure A-1.

A.3.2.2 <u>Die bonding pad locations and electrical functions</u>. The die bonding pad locations and electrical functions shall be as specified in A.1.2.4.2 and on figure A-1.

A.3.2.3 Interface materials. The interface materials for the die shall be as specified in A.1.2.4.3 and on figure A-1.

A.3.2.4 <u>Assembly related information</u>. The assembly related information shall be as specified in A.1.2.4.4 and figure A-1.

A.3.3 <u>Electrical performance characteristics and post-irradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and post-irradiation parameter limits are as specified in table I of the body of this document.

A.3.4 <u>Electrical test requirements</u>. The wafer probe test requirements shall include functional and parametric testing sufficient to make the packaged die capable of meeting the electrical performance requirements in table I.

A.3.5 <u>Marking</u>. As a minimum, each unique lot of die, loaded in single or multiple stacks of carriers, for shipment to a customer, shall be identified with the wafer lot number, the certification mark, the manufacturer's identification and the PIN listed in A.1.2 herein. The certification mark shall be a "QML" or "Q" as required by MIL-PRF-38535.

A.3.6 <u>Certification of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see A.6.4 herein). The certificate of compliance submitted to DLA Land and Maritime -VA prior to listing as an approved source of supply for this appendix shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and the requirements herein.

A.3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 shall be provided with each lot of microcircuit die delivered to this drawing.

### A.4 VERIFICATION

A.4.1 <u>Sampling and inspection</u>. For device classes Q and V, die sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modifications in the QM plan shall not affect the form, fit or function as described herein.

A.4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and as defined in the manufacturer's QM plan. As a minimum it shall consist of:

- a) Wafer lot acceptance for Class V product using the criteria defined within MIL-STD-883, method 5007.
- b) 100% wafer probe (see paragraph A.3.4 herein).
- c) 100% internal visual inspection to the applicable class Q or V criteria defined within MIL-STD-883, method 2010 or the alternate procedures allowed within MIL-STD-883, method 5004.

| STANDARD<br>MICROCIRCUIT DRAWING | SIZE<br><b>A</b> |                | 5962-97606 |
|----------------------------------|------------------|----------------|------------|
| DLA LAND AND MARITIME            |                  | REVISION LEVEL | SHEET      |
| COLUMBUS, OHIO 43218-3990        |                  | J              | 32         |

### A.4.3 Conformance inspection.

A.4.3.1 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be identified as radiation assured (see A.3.5 herein). RHA levels for device classes Q and V shall be as specified in MIL-PRF-38535. End point electrical testing of packaged die shall be as specified in table II herein. Group E tests and conditions are as specified in paragraphs 4.4.4 herein.

### A.5 DIE CARRIER

A.5.1 <u>Die carrier requirements</u>. The requirements for the die carrier shall be in accordance with the manufacturer's QM plan or as specified in the purchase order by the acquiring activity. The die carrier shall provide adequate physical, mechanical and electrostatic protection.

### A.6 NOTES

A.6.1 <u>Intended use</u>. Microcircuit die conforming to this drawing are intended for use in microcircuits built in accordance with MIL-PRF-38535 or MIL-PRF-38534 for government microcircuit applications (original equipment), design applications and logistics purposes.

A.6.2 <u>Comments</u>. Comments on this appendix should be directed to DLA Land and Maritime -VA, Columbus, Ohio, 43218-3990 or telephone (614) 692-0591.

A.6.3 <u>Abbreviations, symbols and definitions</u>. The abbreviations, symbols, and definitions used herein are defined within MIL-PRF-38535, MIL-HDBK-1331, and table III herein.

A.6.4 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in MIL-HDBK-103 and QML-38535. The vendors listed within MIL-HDBK-103 and QML-38535 have submitted a certificate of compliance (see A.3.6 herein) to DLA Land and Maritime -VA and have agreed to this drawing.

| STANDARD<br>MICROCIRCUIT DRAWING | SIZE<br>A |                | 5962-97606 |
|----------------------------------|-----------|----------------|------------|
| DLA LAND AND MARITIME            |           | REVISION LEVEL | SHEET      |
| COLUMBUS, OHIO 43218-3990        |           | J              | 33         |

Die physical dimensions.

Die size: Die thickness:

Interface materials.

Top metallization: Backside metallization:

Glassivation.

Type: Thickness:

Substrate:

Assembly related information.

Substrate potential: Special assembly instructions: 296 mils x 317 mils. 19 mils.

Ti/TiW/AlSiCu.5 500Å/3kÅ/4.5kÅ Silicon

Ox/N 3kÅ/ kÅ

Silicon

Biased to Ground None

FIGURE A-1. Die bonding pad locations and electrical functions.

| STANDARD<br>MICROCIRCUIT DRAWING | SIZE<br><b>A</b> |                | 5962-97606 |
|----------------------------------|------------------|----------------|------------|
| DLA LAND AND MARITIME            |                  | REVISION LEVEL | SHEET      |
| COLUMBUS, OHIO 43218-3990        |                  | J              | 34         |

| PAD | X CENTER | Y CENTER | PAD NAME         | PAD | X CENTER | Y CENTER | PAD NAME         |
|-----|----------|----------|------------------|-----|----------|----------|------------------|
| 1   | 0.00     | 0.00     | A9               | 34  | 396.72   | -7219.80 | DVss             |
| 2   | 0.00     | -224.46  | DVss             | 35  | 577.44   | -7219.80 | D19              |
| 3   | 0.00     | -426.24  | A8               | 36  | 780.30   | -7219.80 | D18              |
| 4   | 0.00     | -650.70  | A7               | 37  | 990.36   | -7219.80 | D17              |
| 5   | 0.00     | -875.16  | A6               | 38  | 1200.42  | -7219.80 | D16              |
| 6   | 0.00     | -1099.62 | A5               | 39  | 1410.48  | -7219.80 | D15              |
| 7   | 0.00     | -1302.48 | AV <sub>DD</sub> | 40  | 1598.94  | -7219.80 | CV <sub>SS</sub> |
| 8   | 0.00     | -1504.26 | A4               | 41  | 1786.32  | -7219.80 | D14              |
| 9   | 0.00     | -1728.72 | A3               | 42  | 1974.78  | -7219.80 | DV <sub>DD</sub> |
| 10  | 0.00     | -1953.18 | A2               | 43  | 2162.16  | -7219.80 | D13              |
| 11  | 0.00     | -2177.64 | A1               | 44  | 2350.62  | -7219.80 | IVss             |
| 12  | 0.00     | -2402.10 | A0               | 45  | 2538.00  | -7219.80 | D12              |
| 13  | 0.00     | -2604.96 | CVss             | 46  | 2748.06  | -7219.80 | D11              |
| 14  | 0.00     | -2828.34 | D31              | 47  | 2958.12  | -7219.80 | D10              |
| 15  | 0.00     | -3100.32 | VDDL             | 48  | 3150.90  | -7219.80 | VDDL             |
| 16  | 0.00     | -3262.68 | VDDL             | 49  | 3313.26  | -7219.80 | Vddl             |
| 17  | 0.00     | -3463.20 | D30              | 50  | 3499.38  | -7219.80 | D9               |
| 18  | 0.00     | -3670.38 | Vssl             | 51  | 3709.44  | -7219.80 | D8               |
| 19  | 0.00     | -3832.74 | V <sub>SSL</sub> | 52  | 3897.90  | -7219.80 | DVss             |
| 20  | 0.00     | -4011.66 | DVss             | 53  | 4068.00  | -7219.80 | V <sub>SSL</sub> |
| 21  | 0.00     | -4256.64 | D29              | 54  | 4230.36  | -7219.80 | Vssl             |
| 22  | 0.00     | -4481.10 | D28              | 55  | 4416.48  | -7219.80 | D7               |
| 23  | 0.00     | -4669.56 |                  | 56  | 4626.54  | -7219.80 | D6               |
| 24  | 0.00     | -4950.54 | D27              | 57  | 4815.00  | -7219.80 | $DV_{DD}$        |
| 25  | 0.00     | -5153.40 | IVss             | 58  | 5002.38  | -7219.80 | D5               |
| 26  | 0.00     | -5333.58 | D26              | 59  | 5212.44  | -7219.80 | D4               |
| 27  | 0.00     | -5536.44 | D25              | 60  | 5422.50  | -7219.80 | D3               |
| 28  | 0.00     | -5739.30 | D24              | 61  | 5632.56  | -7219.80 | D2               |
| 29  | 0.00     | -5942.16 | D23              | 62  | 5842.62  | -7219.80 | D1               |
| 30  | 0.00     | -6145.02 | D22              | 63  | 6052.68  | -7219.80 | D0               |
| 31  | 0.00     | -6347.88 | D21              | 64  | 6262.74  | -7219.80 | H1               |
| 32  | 0.00     | -6522.48 | DV <sub>DD</sub> | 65  | 6472.80  | -7219.80 | H3               |
| 33  | 0.00     | -6699.46 | D20              | 66  | 6646.86  | -7219.80 | DV <sub>DD</sub> |

FIGURE A-1. Die bonding pad locations and electrical functions - Continued.

| STANDARD<br>MICROCIRCUIT DRAWING | SIZE<br><b>A</b> |                | 5962-97606 |
|----------------------------------|------------------|----------------|------------|
| DLA LAND AND MARITIME            |                  | REVISION LEVEL | SHEET      |
| COLUMBUS, OHIO 43218-3990        |                  | J              | 35         |

| PAD | X CENTER | Y CENTER | PAD NAME         | PAD | X CENTER | Y CENTER | PAD NAME         |
|-----|----------|----------|------------------|-----|----------|----------|------------------|
| 67  | 7136.64  | -6714.54 | DVss             | 100 | 6705.00  | 452.52   | SUBSTRATE        |
| 68  | 7136.64  | -6555.96 | CV <sub>SS</sub> | 101 | 6480.90  | 452.52   | SHZ              |
| 69  | 7136.64  | -6402.42 | IV <sub>SS</sub> | 102 | 6298.92  | 452.52   | DVss             |
| 70  | 7136.64  | -6241.86 | X2/CLKIN         | 103 | 6125.94  | 452.52   | TCLK0            |
| 71  | 7136.64  | -6072.30 | X1               | 104 | 5951.88  | 452.52   | PVDD             |
| 72  | 7136.64  | -5780.16 | HOLDA            | 105 | 5721.30  | 452.52   | TCLK1            |
| 73  | 7136.64  | -5574.60 | HOLD             | 106 | 5439.24  | 452.52   | EMU3             |
| 74  | 7136.64  | -5392.62 | CV <sub>DD</sub> | 107 | 5248.08  | 452.52   | EMU0             |
| 75  | 7136.64  | -5116.14 | RDY              | 108 | 5063.40  | 452.52   | EMU1             |
| 76  | 7136.64  | -4898.16 | STRB             | 109 | 4878.72  | 452.52   | EMU2             |
| 77  | 7136.64  | -4673.70 | R/W              | 110 | 4694.04  | 452.52   | MCBL/MP          |
| 78  | 7136.64  | -4453.74 | RESET            | 111 | 4526.46  | 452.52   | CVss             |
| 79  | 7136.64  | -4235.76 | XF0              | 112 | 4324.68  | 452.52   | A23              |
| 80  | 7136.64  | -4032.90 | CVDD             | 113 | 4129.02  | 452.52   | A22              |
| 81  | 7136.64  | -3809.52 | XF1              | 114 | 3862.62  | 452.52   | Vddl             |
| 82  | 7136.64  | -3585.06 | IACK             | 115 | 3700.26  | 452.52   | Vddl             |
| 83  | 7136.64  | -3365.10 | <b>INTO</b>      | 116 | 3421.98  | 452.52   | A21              |
| 84  | 7136.64  | -3168.72 | DVss             | 117 | 3226.50  | 452.52   | A20              |
| 85  | 7136.64  | -2988.54 | Vssl             | 118 | 3052.44  | 452.52   | Vssl             |
| 86  | 7136.64  | -2791.26 | INT1             | 119 | 2901.06  | 452.52   | DVss             |
| 87  | 7136.64  | -2590.56 | V <sub>DDL</sub> | 120 | 2728.08  | 452.52   | A19              |
| 88  | 7136.64  | -2428.20 | V <sub>DDL</sub> | 121 | 2554.02  | 452.52   | AV <sub>DD</sub> |
| 89  | 7136.64  | -2232.18 | INT2             | 122 | 2381.04  | 452.52   | A18              |
| 90  | 7136.64  | -2018.70 | INT3             | 123 | 2185.38  | 452.52   | A17              |
| 91  | 7136.64  | -1750.32 | DR0              | 124 | 1989.72  | 452.52   | A16              |
| 92  | 7136.64  | -1547.46 | CVss             | 125 | 1794.06  | 452.52   | A15              |
| 93  | 7136.64  | -1345.68 | FSR0             | 126 | 1598.40  | 452.52   | A14              |
| 94  | 7136.64  | -1121.22 | CLKR0            | 127 | 1316.34  | 452.52   | A13              |
| 95  | 7136.64  | -896.76  | CLKX0            | 128 | 1120.68  | 452.52   | A12              |
| 96  | 7136.64  | -693.90  | IVss             | 129 | 925.02   | 452.52   | A11              |
| 97  | 7136.64  | -492.12  | FSX0             | 130 | 750.96   | 452.52   | AV <sub>DD</sub> |
| 98  | 7136.64  | -289.26  | PV <sub>DD</sub> | 131 | 577.98   | 452.52   | A10              |
| 99  | 7136.64  | -15.48   | DX0              | 132 | 403.92   | 452.52   | CVss             |

FIGURE A-1. Die bonding pad locations and electrical functions - Continued.

| STANDARD<br>MICROCIRCUIT DRAWING<br>DLA LAND AND MARITIME<br>COLUMBUS, OHIO 43218-3990 | SIZE<br><b>A</b> |                     | 5962-97606  |
|--|------------------|---------------------|-------------|
|  |                  | REVISION LEVEL<br>J | SHEET<br>36 |

### STANDARD MICROCIRCUIT DRAWING BULLETIN

#### DATE: 24-05-08

Approved sources of supply for SMD 5962-97606 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DLA Land and Maritime-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DLA Land and Maritime maintains an online database of all current sources of supply at <a href="https://landandmaritimeapps.dla.mil/programs/smcr/">https://landandmaritimeapps.dla.mil/programs/smcr/</a>.

| Standard<br>microcircuit drawing<br>PIN <u>1</u> / | Vendor<br>CAGE<br>number | Vendor<br>similar<br>PIN <u>2</u> / |
|--|--------------------------|-------------------------------------|
| 5962-9760601Q9A                                    | <u>3</u> /               | SMJ320LC31KGDM40B                   |
| 5962-9760601NXB                                    | 01295                    | SMQ320LC31PQM40                     |

- <u>1</u>/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the Vendor to determine its availability.
- 2/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 3/ Not available from an approved source of supply.

Vendor CAGE number Vendor name and address

01295

Texas Instruments, Inc. Semiconductor Group 8505 Forest Ln. P.O. Box 660199 Dallas, TX 75243

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.