

REVISIONS

LTR	DESCRIPTION	DATE (YR-MO-DA)	APPROVED
A	Changes in accordance with NOR 5962-R133-97. - JB	96-11-19	Monica L. Poelking
B	Add limit for linear energy threshold (LET) with no latch-up in section 1.5. Update the boilerplate to the requirements of MIL-PRF-38535. Editorial changes throughout. - TVN	06-06-15	Thomas M. Hess
C	Update radiation features in sections 1.5 and SEP table IB. Change the title. Update the boilerplate to the requirements of MIL-PRF-38535. Editorial changes throughout. - jak	12-06-06	Thomas M. Hess
D	To correct switching waveforms input/output test limits to figure 4. Add test equivalent circuits and footnote 5 to figure 4. Add paragraph 2.2 for ASTM F1192 document. Delete class M requirements throughout.—MAA	13-02-19	Thomas M. Hess
E	Update boilerplate paragraphs and drawing to current MIL-PRF-38535 requirements. -RDC	20-07-29	Muhammad A. Akbar




REV																				
SHEET																				
REV	E	E	E																	
SHEET	15	16	17																	
REV STATUS OF SHEETS	REV			E	E	E	E	E	E	E	E	E	E	E	E	E	E	E	E	
	SHEET			1	2	3	4	5	6	7	8	9	10	11	12	13	14			
PMIC N/A	PREPARED BY Thanh V. Nguyen						<p align="center"><b>DLA LAND AND MARITIME</b>  <b>COLUMBUS, OHIO 43218-3990</b>  <a href="https://www.dla.mil/LandandMaritime">https://www.dla.mil/LandandMaritime</a></p> <p>MICROCIRCUIT, DIGITAL, ADVANCED CMOS,                      RADIATION HARDENED, OCTAL TRANSPARENT                      LATCH WITH THREE-STATE OUTPUTS, TTL                      COMPATIBLE INPUTS, MONOLITHIC SILICON</p>													
<p align="center"><b>STANDARD MICROCIRCUIT DRAWING</b></p> <p>THIS DRAWING IS AVAILABLE                      FOR USE BY ALL DEPARTMENTS                      AND AGENCIES OF THE                      DEPARTMENT OF DEFENSE</p>	CHECKED BY Thanh V. Nguyen																			
	APPROVED BY Monica L. Poelking																			
	DRAWING APPROVAL DATE 96-04-12																			
AMSC N/A	REVISION LEVEL E						SIZE A	CAGE CODE 67268	5962-96589											
SHEET 1 OF 17																				

1. SCOPE

1.1 Scope. This drawing documents two product assurance class levels consisting of high reliability (device class Q) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels is reflected in the PIN.

1.2 PIN. The PIN is as shown in the following example:



1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.

1.2.2 Device type(s). The device type(s) identify the circuit function as follows:

<u>Device type</u>	<u>Generic number</u>	<u>Circuit function</u>
01	54ACTS373	Radiation hardened, octal transparent latch with three-state outputs, TTL compatible inputs

1.2.3 Device class designator. The device class designator is a single letter identifying the product assurance level as follows:

<u>Device class</u>	<u>Device requirements documentation</u>
Q or V	Certification and qualification to MIL-PRF-38535

1.2.4 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:

<u>Outline letter</u>	<u>Descriptive designator</u>	<u>Terminals</u>	<u>Package style</u>
R	GDIP1-T20 or CDIP2-T20	20	Dual-in-line
X	CDFP4-F20	20	Flat pack

1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V.

<b>STANDARD MICROCIRCUIT DRAWING</b> DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-96589
		REVISION LEVEL E	SHEET 2

1.3 Absolute maximum ratings. 1/ 2/ 3/

Supply voltage range (V <sub>DD</sub> ) .....	-0.3 V dc to +7.0 V dc
DC input voltage range (V <sub>IN</sub> ).....	-0.3 V dc to V <sub>DD</sub> + 0.3 V dc
DC output voltage range (V <sub>OUT</sub> ).....	-0.3 V dc to V <sub>DD</sub> + 0.3 V dc
DC input current, any one input (I <sub>IN</sub> ).....	±10 mA
Latch-up immunity current (I <sub>LU</sub> ).....	±150 mA
Storage temperature range (T <sub>STG</sub> ) .....	-65°C to +150°C
Lead temperature (soldering, 5 seconds).....	+300°C
Thermal resistance, junction-to-case (θ <sub>JC</sub> ) .....	See MIL-STD-1835
Junction temperature (T <sub>J</sub> ).....	+175°C
Maximum power dissipation (P <sub>D</sub> ).....	1.0 W

1.4 Recommended operating conditions. 2/ 3/

Supply voltage range (V <sub>DD</sub> ) .....	+4.5 V dc to +5.5 V dc
Input voltage range (V <sub>IN</sub> ) .....	0.0 V dc to V <sub>DD</sub>
Output voltage range (V <sub>OUT</sub> ).....	0.0 V dc to V <sub>DD</sub>
Maximum input rise or fall time at V <sub>DD</sub> = 4.5 V (t <sub>r</sub> , t <sub>f</sub> ) .....	1 ns/V 4/
Case operating temperature range (T <sub>C</sub> ).....	-55°C to +125°C

1.5 Radiation features. 5/

Maximum total dose available (dose rate = 50 – 300 rads (Si)/s) .....	1 x 10 <sup>6</sup> Rads (Si)
Single event phenomenon (SEP):	
No SEU occurs at effective LET (see 4.4.4.4).....	≤ 80 MeV-cm <sup>2</sup> /mg 6/
No SEL occurs at effective LET (see 4.4.4.4) .....	≤ 120 MeV-cm <sup>2</sup> /mg 6/
Dose rate upset (20 ns pulse) .....	1 x 10 <sup>9</sup> Rads (Si)/s 6/
Latch-up.....	None 6/
Dose rate survivability.....	1 x 10 <sup>12</sup> Rads (Si)/s 6/

- 1/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.
- 2/ Unless otherwise specified, all voltages are referenced to V<sub>SS</sub>.
- 3/ The limits for the parameters specified herein shall apply over the full specified V<sub>DD</sub> range and case temperature range of -55°C to +125°C unless otherwise specified.
- 4/ Derate system propagation delays by difference in rise time to switch point for t<sub>r</sub> or t<sub>f</sub> > 1 ns/V.
- 5/ Radiation testing is performed on the standard evaluation circuit (SEC).
- 6/ Limits are guaranteed by design or process, but not production tested unless specified by the customer through the purchase order or contract.

<b>STANDARD MICROCIRCUIT DRAWING</b> DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-96589
		REVISION LEVEL E	SHEET 3

## 2. APPLICABLE DOCUMENTS

2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

### DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

### DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.  
MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

### DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.  
MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at <https://quicksearch.dla.mil/>).

2.2 Non-Government publications. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

### ASTM INTERNATIONAL (ASTM)

ASTM F1192 - Standard Guide for the Measurement of Single Event Phenomena (SEP) Induced by Heavy Ion Irradiation of semiconductor Devices.

(Copies of these documents are available online at <https://www.astm.org/>).

2.3 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

## 3. REQUIREMENTS

3.1 Item requirements. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.

3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.

3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 herein.

3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.

3.2.3 Truth table. The truth table shall be as specified on figure 2.

3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.

3.2.5 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 4.

<b>STANDARD MICROCIRCUIT DRAWING</b> DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		<b>5962-96589</b>
		REVISION LEVEL E	SHEET 4

3.2.6 Radiation exposure circuit. The radiation exposure circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing and acquiring activity upon request.

3.3 Electrical performance characteristics and postirradiation parameter limits. Unless otherwise specified herein, the electrical performance characteristics and post irradiation parameter limits are as specified in table IA and shall apply over the full case operating temperature range.

3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table IA.

3.5 Marking. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.

3.5.1 Certification/compliance mark. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.

3.6 Certificate of compliance. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). The certificate of compliance submitted to DLA Land and Maritime-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein .

3.7 Certificate of conformance. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 shall be provided with each lot of microcircuits delivered to this drawing.

<b>STANDARD MICROCIRCUIT DRAWING</b> DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		<b>5962-96589</b>
		REVISION LEVEL E	SHEET 5

TABLE IA. Electrical performance characteristics.

Test	Symbol	Test conditions <u>1/</u> -55°C ≤ T <sub>C</sub> ≤ +125°C unless otherwise specified	Device type	V <sub>DD</sub>	Group A subgroups	Limits <u>2/</u>		Unit	
						Min	Max		
High level input voltage	V <sub>IH</sub>		All	4.5 V	1, 2, 3	2.25		V	
			M, D, P, L, R, F, G, H <u>3/</u>		All	1	2.25		
				All	5.5 V	1, 2, 3	2.75		
				M, D, P, L, R, F, G, H <u>3/</u>		All	1		2.75
Low level input voltage	V <sub>IL</sub>		All	4.5 V	1, 2, 3		0.8	V	
			M, D, P, L, R, F, G, H <u>3/</u>		All	1	0.8		
				All	5.5 V	1, 2, 3			0.8
				M, D, P, L, R, F, G, H <u>3/</u>		All	1		0.8
High level output voltage	V <sub>OH</sub>	For all inputs affecting output under test, V <sub>IN</sub> = V <sub>DD</sub> or V <sub>SS</sub> I <sub>OH</sub> = -8.0 mA	All	4.5 V	1, 2, 3	3.15		V	
			M, D, P, L, R, F, G, H <u>3/</u>		All	1	3.15		
Low level output voltage	V <sub>OL</sub>	For all inputs affecting output under test, V <sub>IN</sub> = V <sub>DD</sub> or V <sub>SS</sub> I <sub>OL</sub> = 8.0 mA	All	4.5 V	1, 2, 3		0.4	V	
			M, D, P, L, R, F, G, H <u>3/</u>		All	1	0.4		
Input current high	I <sub>IH</sub>	For input under test, V <sub>IN</sub> = V <sub>DD</sub> For all other inputs, V <sub>IN</sub> = V <sub>DD</sub> or V <sub>SS</sub>	All	5.5 V	1, 2, 3		+1.0	μA	
			M, D, P, L, R, F, G, H <u>3/</u>		All	1	+1.0		
Input current low	I <sub>IL</sub>	For input under test, V <sub>IN</sub> = V <sub>SS</sub> For all other inputs, V <sub>IN</sub> = V <sub>DD</sub> or V <sub>SS</sub>	All	5.5 V	1, 2, 3		-1.0	μA	
			M, D, P, L, R, F, G, H <u>3/</u>		All	1	-1.0		
Output current (source)	I <sub>OH</sub> <u>4/</u>	For output under test, V <sub>OUT</sub> = V <sub>DD</sub> - 0.4 V V <sub>IN</sub> = V <sub>DD</sub> or V <sub>SS</sub>	All	4.5 V and 5.5 V	1, 2, 3	-8.0		mA	
			M, D, P, L, R, F, G, H <u>3/</u>		All	1	-8.0		
Output current (sink)	I <sub>OL</sub> <u>4/</u>	For output under test, V <sub>OUT</sub> = 0.4 V V <sub>IN</sub> = V <sub>DD</sub> or V <sub>SS</sub>	All	4.5 V and 5.5 V	1, 2, 3	8.0		mA	
			M, D, P, L, R, F, G, H <u>3/</u>		All	1	8.0		
Quiescent supply current	I <sub>DDQ</sub>	V <sub>IN</sub> = V <sub>DD</sub> or V <sub>SS</sub>	All	5.5 V	1, 2, 3		10.0	μA	
			M, D, P, L, R, F, G, H <u>3/</u>		All	1	10.0		
Quiescent supply current delta, TTL input levels	ΔI <sub>DDQ</sub> <u>5/</u>	For input under test, V <sub>IN</sub> = V <sub>DD</sub> - 2.1 V For all other inputs, V <sub>IN</sub> = V <sub>DD</sub> or V <sub>SS</sub>	All	5.5 V	1, 2, 3		1.6	mA	
			M, D, P, L, R, F, G, H <u>3/</u>		All	1	1.6		

See footnotes at end of table.

**STANDARD  
MICROCIRCUIT DRAWING**  
DLA LAND AND MARITIME  
COLUMBUS, OHIO 43218-3990

SIZE  
A

REVISION LEVEL  
E

**5962-96589**

SHEET  
6

TABLE IA. Electrical performance characteristics – Continued.

Test	Symbol	Test conditions <u>1/</u> -55°C ≤ T <sub>C</sub> ≤ +125°C unless otherwise specified	Device type	V <sub>DD</sub>	Group A subgroups	Limits <u>2/</u>		Unit
						Min	Max	
Short circuit output current	I <sub>OS</sub> <u>6/ 7/</u>	V <sub>OUT</sub> = V <sub>DD</sub> and V <sub>SS</sub>	All	5.5 V	1, 2, 3		±200	mA
Three-state output leakage current, high	I <sub>OZH</sub>	$\overline{OC} = 5.5 V$ For all other inputs, V <sub>IN</sub> = V <sub>DD</sub> or V <sub>SS</sub> V <sub>OUT</sub> = V <sub>DD</sub>	All	5.5 V	1, 2, 3		+20.0	μA
			M, D, P, L, R, F, G, H <u>3/</u>		All	1		
Three-state output leakage current, low	I <sub>OZL</sub>	$\overline{OC} = 5.5 V$ For all other inputs, V <sub>IN</sub> = V <sub>DD</sub> or V <sub>SS</sub> V <sub>OUT</sub> = V <sub>SS</sub>	All	5.5 V	1, 2, 3		-20.0	μA
			M, D, P, L, R, F, G, H <u>3/</u>		All	1		
Input capacitance	C <sub>IN</sub>	f = 1 MHz See 4.4.1c	All	0.0 V	4		15.0	pF
Output capacitance	C <sub>OUT</sub>	f = 1 MHz See 4.4.1c	All	0.0 V	4		15.0	pF
Switching power dissipation	P <sub>SW</sub> <u>8/</u>	C <sub>L</sub> = 50 pF, per switching output	All	4.5 V and 5.5 V	4, 5, 6		1.9	mW/ MHz
			M, D, P, L, R, F, G, H <u>3/</u>		All	4		
Functional test	<u>9/</u>	V <sub>IH</sub> = 0.5 V <sub>DD</sub> , V <sub>IL</sub> = 0.8 V See 4.4.1b	All	4.5 V and 5.5 V	7, 8	L	H	
			M, D, P, L, R, F, G, H <u>3/</u>		All	7	L	
Propagation delay time, nD to nQ	t <sub>PLH1</sub> <u>10/</u>	C <sub>L</sub> = 50 pF minimum See figure 4	All	4.5 V and 5.5 V	9, 10, 11	1.0	14.0	ns
			M, D, P, L, R, F, G, H <u>3/</u>		All	9	1.0	
	t <sub>PHL1</sub> <u>10/</u>	C <sub>L</sub> = 50 pF minimum See figure 4	All	4.5 V and 5.5 V	9, 10, 11	1.0	16.0	
			M, D, P, L, R, F, G, H <u>3/</u>		All	9	1.0	
Propagation delay time, C to nQ	t <sub>PLH2</sub> <u>10/</u>	C <sub>L</sub> = 50 pF minimum See figure 4	All	4.5 V and 5.5 V	9, 10, 11	1.0	16.0	ns
			M, D, P, L, R, F, G, H <u>3/</u>		All	9	1.0	
	t <sub>PHL2</sub> <u>10/</u>	C <sub>L</sub> = 50 pF minimum See figure 4	All	4.5 V and 5.5 V	9, 10, 11	1.0	18.0	
			M, D, P, L, R, F, G, H <u>3/</u>		All	9	1.0	
Propagation delay time, output enable, $\overline{OC}$ to nQ	t <sub>PZH</sub> <u>10/</u>	C <sub>L</sub> = 50 pF minimum See figure 4	All	4.5 V and 5.5 V	9, 10, 11	1.0	14.0	ns
			M, D, P, L, R, F, G, H <u>3/</u>		All	9	1.0	
	t <sub>PZL</sub> <u>10/</u>	C <sub>L</sub> = 50 pF minimum See figure 4	All	4.5 V and 5.5 V	9, 10, 11	1.0	14.0	
			M, D, P, L, R, F, G, H <u>3/</u>		All	9	1.0	

See footnotes at end of table.

**STANDARD  
MICROCIRCUIT DRAWING**  
DLA LAND AND MARITIME  
COLUMBUS, OHIO 43218-3990

SIZE  
A

REVISION LEVEL  
E

**5962-96589**

SHEET  
7

TABLE IA. Electrical performance characteristics – Continued.

Test	Symbol	Test conditions <sup>1/</sup> -55°C ≤ T <sub>C</sub> ≤ +125°C unless otherwise specified	Device type	V <sub>DD</sub>	Group A subgroups	Limits <sup>2/</sup>		Unit
						Min	Max	
Propagation delay time, output disable, $\overline{OC}$ to nQ	t <sub>PHZ</sub> <sup>10/</sup>	C <sub>L</sub> = 50 pF minimum See figure 4	All	4.5 V and 5.5 V	9, 10, 11	1.0	14.0	ns
			M, D, P, L, R, F, G, H <sup>3/</sup>		All	9	1.0	
	t <sub>PLZ</sub> <sup>10/</sup>	C <sub>L</sub> = 50 pF minimum See figure 4	All	4.5 V and 5.5 V	9, 10, 11	1.0	14.0	
			M, D, P, L, R, F, G, H <sup>3/</sup>		All	9	1.0	
Maximum clock frequency	f <sub>MAX</sub>	C <sub>L</sub> = 50 pF minimum See figure 4	All	4.5 V and 5.5 V	9, 10, 11		71	MHz
Setup time, nD high or low before C↓	t <sub>s</sub>	C <sub>L</sub> = 50 pF minimum See figure 4	All	4.5 V and 5.5 V	9, 10, 11	5.0		ns
			M, D, P, L, R, F, G, H <sup>3/</sup>		All	9	5.0	
Hold time, nD high or low after C↓	t <sub>h</sub>	C <sub>L</sub> = 50 pF minimum See figure 4	All	4.5 V and 5.5 V	9, 10, 11	4.0		ns
			M, D, P, L, R, F, G, H <sup>3/</sup>		All	9	4.0	
C pulse width, high	t <sub>w</sub>	C <sub>L</sub> = 50 pF minimum See figure 4	All	4.5 V and 5.5 V	9, 10, 11	7.0		ns
			M, D, P, L, R, F, G, H <sup>3/</sup>		All	9	7.0	

- <sup>1/</sup> Each input/output, as applicable, shall be tested at the specified temperature, for the specified limits, to the tests in table IA herein. Output terminals not designated shall be high level logic, low level logic, or open, except for the I<sub>DDQ</sub> and ΔI<sub>DDQ</sub> tests, the output terminals shall be open. When performing the I<sub>DDQ</sub> and ΔI<sub>DDQ</sub> tests, the current meter shall be placed in the circuit such that all current flows through the meter.
- <sup>2/</sup> For negative and positive voltage and current values, the sign designates the potential difference in reference to V<sub>SS</sub> and the direction of current flow, respectively; and the absolute value of the magnitude, not the sign, is relative to the minimum and maximum limits, as applicable, listed herein.
- <sup>3/</sup> RHA devices supplied to this drawing have been characterized through all levels M, D, P, L, R, F, G, and H of irradiation. However, these devices are only tested in accordance with MIL-STD-883, method 1019, condition A for RHA level "H". Pre and post irradiation values are identical unless otherwise specified in table IA. When performing post irradiation electrical measurements for any RHA level, T<sub>A</sub> = +25°C.
- <sup>4/</sup> This test is guaranteed based on characterization data but not tested.
- <sup>5/</sup> This test may be performed either one input at a time (preferred method) or with all input pins simultaneously at V<sub>IN</sub> = V<sub>DD</sub> - 2.1 V (alternate method). Classes Q and V shall use the preferred method. When the test is performed using the alternate test method, the maximum limit is equal to the number of inputs at a high TTL input level times 1.6 mA; and the preferred method and limits are guaranteed. For the preferred method, a minimum of one input shall be tested. All other inputs shall be guaranteed, if not tested, to the limits specified in table IA, herein.
- <sup>6/</sup> This parameter is supplied as design limit but not guaranteed or tested.
- <sup>7/</sup> No more than one output should be shorted at a time for a maximum duration of one second.

<b>STANDARD MICROCIRCUIT DRAWING</b> DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-96589
		REVISION LEVEL E	SHEET 8



TABLE IA. Electrical performance characteristics – Continued.

- 8/ This value is calculated during the design/qualification process and is supplied as a design limit but is not tested. Total power consumption is determined by both idle/standby power consumption (Ps) and “at frequency” power consumption (Pf). To determine standby power consumption, use the formula:  

$$P_T = (n \times P_{SW} \times f) + (Loads \times Prdy \times I_{OL} \times V_{OL})$$
 where n is the number of switching outputs; f is the frequency of the device; loads is the resistive power component, typically a TTL load; and Prdy is the percent duty cycle that the output is sinking current.
- 9/ The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2 herein. For  $V_{OUT}$  measurements,  $L \leq 0.5$  V and  $H \geq 4.0$  V and are tested at  $V_{DD} = 4.5$  V and 5.5 V.
- 10/ For propagation delay tests, all paths must be tested.

TABLE IB. SEP test limits. 1/ 2/

Device type	Bias $V_{DD} = 4.5$ V <u>3/</u>		Bias $V_{DD} = 5.5$ V For SEL test no SEL occurs effective LET = <u>4/</u> <u>5/</u>
	Effective LET no upsets [MeV/(mg/cm <sup>2</sup> )]	Maximum device cross section	[MeV/(mg/cm <sup>2</sup> )]
All	LET $\leq 80$	$6 \times 10^{-9}$ cm <sup>2</sup> /bit <u>6/</u>	LET $\leq 120$

- 1/ For SEP test conditions, see 4.4.4.4 herein.
- 2/ Technology characterization and model verification supplemented by in-line data may be used in lieu of end-of-line testing. Test plan must be approved by TRB and qualifying activity.
- 3/ Tested for upsets at worst case temperature,  $T_A = +25^\circ\text{C} \pm 10^\circ\text{C}$ .
- 4/ Tested at worst case temperature,  $T_A = +125^\circ\text{C} \pm 10^\circ\text{C}$  for latch-up.
- 5/ Tested to a LET of 120 MeV/(mg/cm<sup>2</sup>) with no latch-up.
- 6/ The bit error cross section is established from a “hard” D flip-flop that is based on the Weibull distribution from SEU testing, and is performed on the Standard Evaluation Circuit (SEC).

<b>STANDARD MICROCIRCUIT DRAWING</b> DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-96589
		REVISION LEVEL E	SHEET 9

Device type	All
Case outlines	R and X
Terminal number	Terminal symbol
1	$\overline{OC}$
2	1Q
3	1D
4	2D
5	2Q
6	3Q
7	3D
8	4D
9	4Q
10	V <sub>SS</sub>
11	C
12	5Q
13	5D
14	6D
15	6Q
16	7Q
17	7D
18	8D
19	8Q
20	V <sub>DD</sub>

FIGURE 1. Terminal connections.

<b>STANDARD MICROCIRCUIT DRAWING</b> DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		<b>5962-96589</b>
		REVISION LEVEL E	SHEET 10

Inputs			Outputs
$\overline{OC}$	C	nD	nQ
L	H	H	H
L	H	L	L
L	L	X	nQ0
H	X	X	Z 1/

H = High voltage level

L = Low voltage level

X = Don't care

Z = High impedance

nQ0 = The level of nQ before the indicated steady-state input conditions were established

1/ Data may be latched internally.

FIGURE 2. Truth table.




FIGURE 3. Logic diagram.

**STANDARD  
MICROCIRCUIT DRAWING**  
DLA LAND AND MARITIME  
COLUMBUS, OHIO 43218-3990

SIZE  
A

5962-96589

REVISION LEVEL  
E

SHEET  
11






FIGURE 4. Switching waveforms and test circuit.

<b>STANDARD MICROCIRCUIT DRAWING</b> DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		<b>5962-96589</b>
		REVISION LEVEL E	SHEET 12



TEST CIRCUIT A OR EQUIVALENT

NOTES:

1.  $V_{REF} = 1.4\text{ V}$ .
2.  $C_L = 50\text{ pF}$  minimum or equivalent (includes test jig and probe capacitance).
3.  $I_{SRC}$  is set to  $-1.0\text{ mA}$  and  $I_{SNK}$  is set to  $1.0\text{ mA}$  for  $t_{PHL}$ ,  $t_{PLH}$ ,  $t_{PZL}$ , and  $t_{PZH}$  measurements.  $I_{SRC}$  is set to  $-8.0\text{ mA}$  and  $I_{SNK}$  is set to  $8.0\text{ mA}$  for  $t_{PLZ}$  and  $t_{PHZ}$  measurements.
4. Input signal from pulse generator:  $V_{IN} = 0.0\text{ V}$  to  $3.0\text{ V}$ ;  $f \leq 10\text{ MHz}$ ;  $t_r = 1.0\text{ ns/V} \pm 0.3\text{ ns/V}$ ;  $t_f = 1.0\text{ ns/V} \pm 0.3\text{ ns/V}$ ;  $t_r$  and  $t_f$  shall be measured from  $0.3\text{ V}$  to  $2.7\text{ V}$  and from  $2.7\text{ V}$  to  $0.3\text{ V}$ , respectively.
5. Equivalent test circuit means that DUT performance will be correlated and remain guaranteed to the applicable test circuit, above, whenever a test platform change necessitates a deviation from the applicable test circuit.

FIGURE 4. Switching waveforms and test circuit - Continued.

<b>STANDARD MICROCIRCUIT DRAWING</b> DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		<b>5962-96589</b>
		REVISION LEVEL E	SHEET 13

#### 4. VERIFICATION

4.1 Sampling and inspection. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.

4.2 Screening. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection.

##### 4.2.1 Additional criteria for device classes Q and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
- b. Interim and final electrical test parameters shall be as specified in table IIA herein.
- c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B or as modified in the device manufacturer's Quality Management (QM) plan.

4.3 Qualification inspection for device classes Q and V. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4 Conformance inspection. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein (see 4.4.1 through 4.4.4).

##### 4.4.1 Group A inspection.

- a. Tests shall be as specified in table IIA herein.
- b. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device.
- c.  $C_{IN}$  and  $C_{OUT}$  shall be measured only for initial qualification and after process or design changes which may affect capacitance.  $C_{IN}$  shall be measured between the designated terminal and  $V_{SS}$  at a frequency of 1 MHz. For  $C_{IN}$  and  $C_{OUT}$ , test all applicable pins on five devices with zero failures.

4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.

4.4.2.1 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.

4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.

<b>STANDARD MICROCIRCUIT DRAWING</b> DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		<b>5962-96589</b>
		REVISION LEVEL E	SHEET 14

TABLE IIA. Electrical test requirements.

Test requirements	Subgroups (in accordance with MIL-PRF-38535, table III)	
	Device class Q	Device class V
Interim electrical parameters (see 4.2)	1, 7, 9	1, 7, 9
Final electrical parameters (see 4.2)	1, 2, 3, 7, 8, 9, 10, 11 <u>1/</u>	1, 2, 3, 7, 8, 9, 10, 11 <u>2/ 3/</u>
Group A test requirements (see 4.4)	1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11	1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
Group C end-point electrical parameters (see 4.4)	1, 2, 3, 7, 8, 9, 10, 11	1, 2, 3, 7, 8, 9, 10, 11 <u>3/</u>
Group D end-point electrical parameters (see 4.4)	1, 7, 9	1, 2, 3, 7, 9
Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9

1/ PDA applies to subgroups 1 and 7.

2/ PDA applies to subgroups 1, 7, and deltas.

3/ Delta limits, as specified in table IIB, shall be required where specified, and the delta values shall be completed with reference to the zero hour electrical parameters.

TABLE IIB. Burn-in and operating life test, delta parameters (+25°C).

Parameters	Symbol	Delta limits
Output voltage low	V <sub>OL</sub>	±100 mV
Output voltage high	V <sub>OH</sub>	±100 mV

**STANDARD  
MICROCIRCUIT DRAWING**  
DLA LAND AND MARITIME  
COLUMBUS, OHIO 43218-3990

SIZE  
A

REVISION LEVEL  
E

**5962-96589**

SHEET  
15

4.4.4 Group E inspection. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).

- a. End-point electrical parameters shall be as specified in table IIA herein.
- b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table IA at  $T_A = +25^{\circ}\text{C} \pm 5^{\circ}\text{C}$ , after exposure, to the subgroups specified in table IIA herein.

4.4.4.1 Total dose irradiation testing. Total dose irradiation testing shall be performed in accordance with MIL-STD-883, method 1019, condition A, and as specified herein.

4.4.4.1.1 Accelerated annealing test. Accelerated annealing testing shall be performed on all devices requiring a RHA level greater than 5k rads (Si). The post-anneal end-point electrical parameter limits shall be as specified in table IA herein and shall be the pre-irradiation end-point electrical parameter limits at  $25^{\circ}\text{C} \pm 5^{\circ}\text{C}$ . Testing shall be performed at initial qualification and after any design or process changes which may affect the RHA response of the device.

4.4.4.2 Dose rate induced latch-up testing. When required by the customer, dose rate induced latch-up testing shall be performed in accordance with method 1020 of MIL-STD-883 and as specified herein. Tests shall be performed on devices, SEC, or approved test structures at technology qualification and after any design or process changes which may affect the RHA capability of the process.

4.4.4.3 Dose rate upset testing. When required by the customer, dose rate upset testing shall be performed in accordance with method 1021 of MIL-STD-883 and herein.

- a. Transient dose rate upset testing shall be performed at initial qualification and after any design or process changes which may affect the RHA performance of the devices. Test 10 devices with 0 defects unless otherwise specified.
- b. Transient dose rate upset testing for class Q and V devices shall be performed as specified by a TRB approved radiation hardness assurance plan and MIL-PRF-38535. Device parametric parameters that influence upset immunity shall be monitored at the wafer level in accordance with the wafer level hardness assurance plan and MIL-PRF-38535.

4.4.4.4 Single event phenomena (SEP). When specified in the purchase order or contract, SEP testing shall be required on class V devices. SEP testing shall be performed on the Standard Evaluation Circuit (SEC) or alternate SEP test vehicle as approved by the qualifying activity at initial qualification and after any design or process changes which may affect the upset or latch-up characteristics. Test four devices with zero failures. ASTM F1192 may be used as a guideline when performing SEP testing. The test conditions for SEP are as follows:

- a. The ion beam angle of incidence shall be between normal to the die surface and  $60^{\circ}$  to the normal, inclusive (i.e.  $0^{\circ} \leq \text{angle} \leq 60^{\circ}$ ). No shadowing of the ion beam due to fixturing or package related effects is allowed.
- b. The fluence shall be  $\geq 100$  errors or  $\geq 10^7$  ions/cm<sup>2</sup>.
- c. The flux shall be between  $10^2$  and  $10^5$  ions/cm<sup>2</sup>/s. The cross-section shall be verified to be flux independent by measuring the cross-section at two flux rates which differ by at least an order of magnitude.
- d. The particle range shall be  $\geq 20$  micron in silicon.
- e. The upset test temperature shall be  $+25^{\circ}\text{C}$ . The latchup test temperature shall be at the maximum rated operating temperature  $\pm 10^{\circ}\text{C}$ .
- f. Bias conditions shall be  $V_{DD} = 4.5$  V dc for the upset measurements and  $V_{DD} = 5.5$  V dc for the latchup measurements
- g. For SEP test limits, see table IB herein.

<b>STANDARD MICROCIRCUIT DRAWING</b> DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		<b>5962-96589</b>
		REVISION LEVEL E	SHEET 16



5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V.

6. NOTES

6.1 Intended use. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.1.1 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

6.1.2 Substitutability. Device class Q devices will replace device class M devices.

6.2 Configuration control of SMD's. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.3 Record of users. Military and industrial users should inform DLA Land and Maritime when a system application requires configuration control and which SMD's are applicable to that system. DLA Land and Maritime will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DLA Land and Maritime -VA, telephone (614) 692-8108.

6.4 Comments. Comments on this drawing should be directed to DLA Land and Maritime -VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0547.

6.5 Abbreviations, symbols, and definitions. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.

6.6 Sources of supply.

6.6.1 Sources of supply for device classes Q and V. Sources of supply for device classes Q and V are listed in MIL-HDBK-103 and QML-38535. The vendors listed in MIL-HDBK-103 and QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DLA Land and Maritime-VA and have agreed to this drawing.

6.7 Additional information. A copy of the following additional data shall be maintained and available from the device manufacturer:

- a. RHA levels test conditions (SEP).
- b. Number of upsets (SEU).
- c. Number of transients (SET).
- d. Occurrence of latch-up (SEL).

<b>STANDARD MICROCIRCUIT DRAWING</b> DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		<b>5962-96589</b>
		REVISION LEVEL E	SHEET 17

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 20-07-29

Approved sources of supply for SMD 5962-96589 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DLA Land and Maritime-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DLA Land and Maritime maintains an online database of all current sources of supply at <https://landandmaritimeapps.dla.mil/programs/smcr/>.

Standard microcircuit drawing PIN <u>1/</u>	Vendor CAGE number	Vendor similar PIN <u>2/</u>
5962H9658901VRA	65342	UT54ACTS373PVAH
5962H9658901VXA	65342	UT54ACTS373UVAH
5962H9658901VRC	65342	UT54ACTS373PVCH
5962H9658901VXC	65342	UT54ACTS373UVCH
5962H9658901QRA	65342	UT54ACTS373PQAH
5962H9658901QXA	65342	UT54ACTS373UQAH
5962H9658901QRC	65342	UT54ACTS373PQCH
5962H9658901QXC	65342	UT54ACTS373UQCH

1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed, contact the vendor to determine its availability.

2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE  
number

65342

Vendor name  
and address

Cobham Colorado Springs, Inc.  
4350 Centennial Boulevard  
Colorado Springs, CO 80907-3486

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.