

**REVISIONS**

LTR	DESCRIPTION	DATE (YR-MO-DA)	APPROVED
A	Drawing updated to reflect current requirements. Editorial changes throughout. -- les.	00-10-17	Raymond Monnin
B	Update drawing to current requirements. Editorial changes throughout. - gap	08-06-06	Robert M. Heber
C	Update drawing to current MIL-PRF-38535 requirements. Remove class M references. - jt	15-01-13	C. SAFFLE




REV																				
SHEET																				
REV																				
SHEET																				
REV STATUS	REV	C	C	C	C	C	C	C	C	C	C	C	C	C						
OF SHEETS	SHEET	1	2	3	4	5	6	7	8	9	10	11								

PMIC N/A	PREPARED BY Larry T. Gauder	<p align="center"><b>DLA LAND AND MARITIME</b>  <b>COLUMBUS, OHIO 43218-3990</b>  <a href="http://www.landandmaritime.dla.mil">http://www.landandmaritime.dla.mil</a></p> <p align="center"><b>MICROCIRCUIT, DIGITAL, BIPOLAR, TTL,          PARALLEL-LOAD 8-BIT SHIFT REGISTERS,          MONOLITHIC SILICON</b></p>		
<p align="center"><b>STANDARD              MICROCIRCUIT              DRAWING</b></p> <p>THIS DRAWING IS AVAILABLE              FOR USE BY ALL              DEPARTMENTS              AND AGENCIES OF THE              DEPARTMENT OF DEFENSE</p>	CHECKED BY Thomas M. Hess			
	APPROVED BY Monica L. Poelking			
	DRAWING APPROVAL DATE 95-02-02			
AMSC N/A	REVISION LEVEL C	SIZE A	CAGE CODE <b>67268</b>	<b>5962-95583</b>
		SHEET 1 OF 11		

1. SCOPE

1.1 Scope. This drawing documents two product assurance class levels consisting of high reliability (device class Q) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels is reflected in the PIN.

1.2 PIN. The PIN is as shown in the following example:



1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.

1.2.2 Device types. The device types identify the circuit function as follows:

<u>Device type</u>	<u>Generic number</u>	<u>Circuit function</u>
01	54166	parallel-load 8-bit shift registers

1.2.3 Device class designator. The device class designator is a single letter identifying the product assurance level as follows:

<u>Device class</u>	<u>Device requirements documentation</u>
Q or V	Certification and qualification to MIL-PRF-38535

1.2.4 Case outlines. The case outlines are as designated in MIL-STD-1835 and as follows:

<u>Outline letter</u>	<u>Descriptive designator</u>	<u>Terminals</u>	<u>Package style</u>
E	GDIP1-T16 or CDIP2-T16	16	dual in line package
F	GDFP2-F16 or CDFP3-F16	16	flat package

1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V.

<b>STANDARD MICROCIRCUIT DRAWING</b> DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-95583</b>
		REVISION LEVEL <b>C</b>	SHEET <b>2</b>

1.3 Absolute maximum ratings. 1/

Supply voltage range .....	-0.5 V dc minimum to +7.0 V dc maximum
Input voltage .....	5.5 V dc
Storage temperature .....	-65°C to +150°C
Maximum power dissipation (P <sub>D</sub> ) .....	698.5 mW 2/
Lead temperature (soldering, 10 seconds) .....	+300°C
Thermal resistance, junction-to-case (θ <sub>JC</sub> ) .....	See MIL-STD-1835
Junction temperature (T <sub>J</sub> ) .....	+175°C

1.4 Recommended operating conditions.

Supply voltage range (V <sub>CC</sub> ) .....	+4.5 V dc minimum to 5.5 V dc maximum
Minimum high level input voltage (V <sub>IH</sub> ) .....	2.0 V
Maximum low level input voltage (V <sub>IL</sub> ) .....	0.8 V dc 2/
Ambient operating temperature range (T <sub>A</sub> ) .....	-55°C to +125°C

2. APPLICABLE DOCUMENTS

2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.  
 MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.  
 MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at <http://quicksearch.dla.mil> or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

1/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.  
 2/ Maximum power dissipation is defined as V<sub>CC</sub> x I<sub>CC</sub>, and must withstand the added P<sub>D</sub> due to short circuit test, e.g., I<sub>OS</sub>.

<b>STANDARD                  MICROCIRCUIT DRAWING</b> DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-95583</b>
		REVISION LEVEL <b>C</b>	SHEET <b>3</b>

### 3. REQUIREMENTS

3.1 Item requirements. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 as specified herein, or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.

3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V.

3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4.

3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.

3.2.3 Truth table. The truth table shall be as specified on figure 2.

3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.

3.2.5 Test circuit and switching waveforms. The test circuit and switching waveforms shall be as specified on figure 4.

3.3 Electrical performance characteristics and postirradiation parameter limits. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full ambient operating temperature range.

3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.

3.5 Marking. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535.

3.5.1 Certification/compliance mark. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535.

3.6 Certificate of compliance. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). The certificate of compliance submitted to DLA Land and Maritime-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein.

3.7 Certificate of conformance. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 shall be provided with each lot of microcircuits delivered to this drawing.

<b>STANDARD MICROCIRCUIT DRAWING</b> DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-95583</b>
		REVISION LEVEL <b>C</b>	SHEET <b>4</b>

TABLE I. Electrical performance characteristics.

Test	Symbol	Conditions -55°C ≤ T <sub>A</sub> ≤ +125°C unless otherwise specified	Group A subgroups	Limits		Unit
				Min	Max	
High level output voltage	V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V, V <sub>IL</sub> = 0.8 V V <sub>IH</sub> = 2.0 V, I <sub>OH</sub> = -0.8 mA	1, 2, 3	2.4		V
Low level output voltage	V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V, V <sub>IH</sub> = 2.0 V V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 16 mA	1, 2, 3		0.4	V
Input clamp voltage	V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V, I <sub>IN</sub> = -12 mA	1, 2, 3		-1.5	V
High level input current	I <sub>IH1</sub>	V <sub>CC</sub> = 5.5 V V <sub>IN</sub> = 5.5 V	1, 2, 3		1	mA
Low level input current	I <sub>IL</sub>	V <sub>CC</sub> = 5.5 V V <sub>IN</sub> = 0.4 V	1, 2, 3		-1.6	mA
High level input current	I <sub>IH2</sub>	V <sub>CC</sub> = 5.5 V V <sub>IN</sub> = 2.4 V	1, 2, 3		40	μA
Short circuit input current	I <sub>OS</sub>	V <sub>CC</sub> = 5.5 V <u>1/</u>	1, 2, 3	-20	-57	mA
Supply current (average per flip-flop)	I <sub>CC</sub>	V <sub>CC</sub> = 5.5 V <u>2/</u>	1, 2, 3		127	mA
Functional test		V <sub>CC</sub> = 4.5 V, 5.5 V See 4.4.1b	7, 8			
Maximum clock frequency	f <sub>MAX</sub>	V <sub>CC</sub> = 5.0 V, R <sub>L</sub> = 400 Ω, C <sub>L</sub> = 15 pF	9	25		MHz
Propagation delay time, output from $\overline{\text{CLEAR}}$	t <sub>PHL</sub>		9		35	ns
Propagation delay time, output from CLOCK	t <sub>PLH</sub>		9		26	ns
	t <sub>PHL</sub>				30	
Width of clock or $\overline{\text{CLEAR}}$ pulse	t <sub>w</sub>		9	20		ns
Mode-control setup time CLOCK	t <sub>SU</sub>		9	30		ns
Data setup time	t <sub>SU</sub>		9	20		ns
Hold time at any input CLOCK	t <sub>h</sub>		9	0		ns

1/ Not more than 1 output should be shorted at a time.

2/ With all outputs open, 4.5 V applied to the serial input, all other inputs except the clock grounded, I<sub>CC</sub> is measured after a momentary ground, then 4.5 V, is applied to the clock.

**STANDARD  
MICROCIRCUIT DRAWING**  
DLA LAND AND MARITIME  
COLUMBUS, OHIO 43218-3990

SIZE  
**A**

REVISION LEVEL  
**C**

**5962-95583**

SHEET  
**5**

Device type	01
Case outlines	E and F
Terminal number	Terminal symbol
1	SERIAL INPUT
2	A
3	B
4	C
5	D
6	CLOCK INHIBIT
7	CLOCK
8	GND
9	$\overline{\text{CLEAR}}$
10	E
11	F
12	G
13	$Q_H$
14	H
15	$\overline{\text{SHIFT/LOAD}}$
16	$V_{CC}$

FIGURE 1. Terminal connections.

INPUTS						INTERNAL OUTPUTS		OUTPUT
$\overline{\text{CLEAR}}$	$\overline{\text{SHIFT/LOAD}}$	CLOCK INHIBIT	CLOCK	SERIAL INPUT	A.....H	$Q_A$	$Q_B$	$Q_H$
L	X	X	X	X	X	L	L	L
H	X	L	L	X	X	$Q_{A0}$	$Q_{B0}$	$Q_{H0}$
H	L	L	↑	X	a.....h	a	b	h
H	H	L	↑	H	X	H	$Q_{An}$	$Q_{Gn}$
H	H	L	↑	L	X	L	$Q_{An}$	$Q_{Gn}$
H	X	H	↑	X	X	$Q_{A0}$	$Q_{B0}$	$Q_{H0}$

Notes:

H = High voltage level.

L = Low voltage level.

X = Irrelevant.

a, b, h = the level of steady-state inputs at inputs A through H respectively.

$Q_{A0}$ ,  $Q_{B0}$ ,  $Q_{H0}$  = the level of  $Q_A$ ,  $Q_B$ , or  $Q_H$ , respectively, before the indicated steady-state input conditions were established.

$Q_{An}$ ,  $Q_{Gn}$  = the level of  $Q_A$ , or  $Q_G$  before the most recent ↑ transition of the clock.

FIGURE 2. Truth table.

<b>STANDARD MICROCIRCUIT DRAWING</b> DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-95583</b>
		REVISION LEVEL <b>C</b>	SHEET <b>6</b>




FIGURE 3. Logic diagram.


**STANDARD  
MICROCIRCUIT DRAWING**  
DLA LAND AND MARITIME  
COLUMBUS, OHIO 43218-3990

SIZE  
**A**


**5962-95583**

REVISION LEVEL  
**C**

SHEET  
**7**



DATA INPUT FOR TEST	SHIFT/LOAD	OUTPUT TESTED (SEE NOTE 6)
H	0 V	$Q_H$ at $t_{n+1}$
SERIAL INPUT	4.5 V	$Q_H$ at $t_{n+8}$



NOTES:

1. All pulse generators have the following characteristics:  $Z_{OUT} = 50\Omega$ ;  $t_r = 7$  ns,  $t_f = 7$  ns.
2. The clock pulse has the following characteristics:  $t_w(\text{clock}) \leq 20$  ns and  $\text{PRR} = 1$  MHz. The clear pulse has the following characteristics:  $t_w(\text{clear}) \leq 20$  ns and  $t_{\text{hold}} = 0$  ns. When testing  $f_{\text{max}}$ , vary the clock PRR.
3.  $C_L = 15\text{pF}$  and  $R_L = 400\Omega$ .  $C_L$  includes probe and jig capacitance.
4. All diodes are 1N3064, 1N916 or equivalent.
5. A clear pulse is applied prior to each test.
6. Propagation delay times ( $t_{\text{PLH}}$  and  $t_{\text{PHL}}$ ) are measured at  $t_n + 1$ . Proper shifting of data is verified at  $t_n + 8$  with a functional test.
7.  $t_n + 8 =$  bit time after eight clocking transitions.
8.  $V_{\text{ref}} = 1.5$  V.

FIGURE 4. Test circuit and switching waveforms.

<b>STANDARD MICROCIRCUIT DRAWING</b> DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-95583</b>
		REVISION LEVEL <b>C</b>	SHEET <b>8</b>

#### 4. VERIFICATION

4.1 Sampling and inspection. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.

4.2 Screening. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection.

##### 4.2.1 Additional criteria for device classes Q and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
- b. Interim and final electrical test parameters shall be as specified in table II herein.
- c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.

4.3 Qualification inspection for device classes Q and V. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4 Conformance inspection. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections, and as specified herein.

<b>STANDARD MICROCIRCUIT DRAWING</b> DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-95583</b>
		REVISION LEVEL <b>C</b>	SHEET <b>9</b>

4.4.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device.

TABLE II. Electrical test requirements.

Test requirements	Subgroups (in accordance with MIL-PRF-38535, table III)	
	Device class Q	Device class V
Interim electrical parameters (see 4.2)	---	---
Final electrical parameters (see 4.2)	1, 2, 3, 7, 8, 9 <u>1/</u>	1, 2, 3, 7, 8, 9 <u>2/</u>
Group A test requirements (see 4.4)	1, 2, 3, 7, 8, 9	1, 2, 3, 7, 8, 9
Group C end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3
Group D end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3
Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9

1/ PDA applies to subgroup 1.

2/ PDA applies to subgroups 1 and 7.

4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table II herein.

4.4.2.1 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.

<b>STANDARD MICROCIRCUIT DRAWING</b> DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-95583</b>
		REVISION LEVEL <b>C</b>	SHEET 10

4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table II herein.

4.4.4 Group E inspection. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).

- a. End-point electrical parameters shall be as specified in table II herein.
- b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at  $T_A = +25^{\circ}\text{C} \pm 5^{\circ}\text{C}$ , after exposure, to the subgroups specified in table II herein.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V.

6. NOTES

6.1 Intended use. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.1.1 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor prepared specification or drawing.

6.2 Configuration control of SMD's. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.3 Record of users. Military and industrial users should inform DLA Land and Maritime when a system application requires configuration control and which SMD's are applicable to that system. DLA Land and Maritime will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DLA Land and Maritime-VA, telephone (614) 692-8108.

6.4 Comments. Comments on this drawing should be directed to DLA Land and Maritime-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0540.

6.5 Abbreviations, symbols, and definitions. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.

6.6 Sources of supply.

6.6.1 Sources of supply for device classes Q and V. Sources of supply for device classes Q and V are listed in MIL-HDBK-103 and QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DLA Land and Maritime-VA and have agreed to this drawing.

<b>STANDARD MICROCIRCUIT DRAWING</b> DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-95583</b>
		REVISION LEVEL <b>C</b>	SHEET 11

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 15-01-13

Approved sources of supply for SMD 5962-95583 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DLA Land and Maritime-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DLA Land and Maritime maintains an online database of all current sources of supply at <http://www.landandmaritime.dla.mil/Programs/Smcr/>.

Standard microcircuit drawing PIN <u>1/</u>	Vendor CAGE number	Vendor similar PIN <u>2/</u>
5962-9558301QEA	01295	SNJ54166J
5962-9558301QFA	01295	SNJ54166W

1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.

2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE  
number

Vendor name  
and address

01295

Texas Instruments, Inc.  
Semiconductor Group  
8505 Forest Lane  
PO Box 660199  
Dallas, TX 75243

POC: U.S. Highway 75 South  
P.O. Box 84, M/S 853  
Sherman, TX 75090-9493

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.