




## 1. SCOPE

1.1 Scope. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A.

1.2 Part or Identifying Number (PIN). The complete PIN is as shown in the following example:



1.2.1 Device type(s). The device type(s) identify the circuit function as follows:

<u>Device type</u>	<u>Generic number</u>	<u>Circuit function</u>
01	54HC190	4-bit synchronous decade up/down counter

1.2.2 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:

<u>Outline letter</u>	<u>Descriptive designator</u>	<u>Terminals</u>	<u>Package style</u>
E	GDIP1-T16 or CDIP2-T16	16	Dual-in-line
2	CQCC1-N20	20	Square leadless chip carrier

1.2.3 Lead finish. The lead finish is as specified in MIL-PRF-38535, appendix A.

1.3 Absolute maximum ratings. 1/ 2/ 3/

Supply voltage range ( $V_{CC}$ )	-0.5 V dc to +7.0 V dc
DC input voltage range ( $V_{IN}$ )	-0.5 V dc to $V_{CC} + 0.5$ V dc
DC output voltage range ( $V_{OUT}$ )	-0.5 V dc to $V_{CC} + 0.5$ V dc
DC input diode current ( $I_{IK}$ )	$\pm 20$ mA
DC output diode current (per pin) ( $I_{OK}$ )	$\pm 20$ mA
DC output current (per pin) ( $I_{OUT}$ )	$\pm 25$ mA
DC $V_{CC}$ or GND current ( $I_{CC}$ , $I_{GND}$ )	$\pm 50$ mA
Storage temperature range ( $T_{STG}$ )	-65°C to +150°C
Maximum power dissipation ( $P_D$ )	500 mW <u>4/</u>
Lead temperature (soldering, 10 seconds)	+260°C
Thermal resistance, junction-to-case ( $\theta_{JC}$ )	See MIL-STD-1835
Junction temperature ( $T_J$ )	+175°C

1.4 Recommended operating conditions.

Supply voltage range ( $V_{CC}$ )	+2.0 V dc to +6.0 V dc
Input voltage range ( $V_{IN}$ )	0.0 V to $V_{CC}$
Output voltage range ( $V_{OUT}$ )	0.0 V to $V_{CC}$
Case operating temperature range ( $T_C$ )	-55°C to +125°C
Input rise or fall time ( $t_r$ , $t_f$ ):	
$T_C = -55^\circ\text{C}$ to $+125^\circ\text{C}$ :	
$V_{CC} = 2.0$ V	0 to 500 ns
$V_{CC} = 4.5$ V	0 to 500 ns
$V_{CC} = 6.0$ V	0 to 400 ns
$V_{CC} = 6.0$ V dc	32 ns

1/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

2/ Unless otherwise specified, all voltages are referenced to ground.

3/ The limits for the parameters specified herein shall apply over the full specified  $V_{CC}$  range and case temperature range of -55°C to +125°C.

4/ For  $T_A = +100^\circ\text{C}$  to  $+125^\circ\text{C}$ , derate linearly at 12 mW/°C.

1.4 Recommended operating conditions – Continued.

Minimum pulse width, CLK ( $t_{w1}$ ):

T <sub>C</sub> = +25°C:	
V <sub>CC</sub> = 2.0 V dc .....	125 ns
V <sub>CC</sub> = 4.5 V dc .....	25 ns
V <sub>CC</sub> = 6.0 V dc .....	21 ns
T <sub>C</sub> = -55°C to +125°C:	
V <sub>CC</sub> = 2.0 V dc .....	190 ns
V <sub>CC</sub> = 4.5 V dc .....	38 ns
V <sub>CC</sub> = 6.0 V dc .....	32 ns

Minimum pulse width,  $\overline{\text{LOAD}}$  ( $t_{w2}$ ):

T <sub>C</sub> = +25°C:	
V <sub>CC</sub> = 2.0 V dc .....	120 ns
V <sub>CC</sub> = 4.5 V dc .....	24 ns
V <sub>CC</sub> = 6.0 V dc .....	20 ns
T <sub>C</sub> = -55°C to +125°C:	
V <sub>CC</sub> = 2.0 V dc .....	180 ns
V <sub>CC</sub> = 4.5 V dc .....	36 ns
V <sub>CC</sub> = 6.0 V dc .....	31 ns

Minimum setup time, Dn to  $\overline{\text{LOAD}}$  ( $t_{s1}$ ):

T <sub>C</sub> = +25°C:	
V <sub>CC</sub> = 2.0 V dc .....	150 ns
V <sub>CC</sub> = 4.5 V dc .....	30 ns
V <sub>CC</sub> = 6.0 V dc .....	25 ns
T <sub>C</sub> = -55°C to +125°C:	
V <sub>CC</sub> = 2.0 V dc .....	225 ns
V <sub>CC</sub> = 4.5 V dc .....	45 ns
V <sub>CC</sub> = 6.0 V dc .....	38 ns

Minimum setup time,  $\overline{\text{DOWN/UP}}$  to CLK ( $t_{s2}$ ):

T <sub>C</sub> = +25°C:	
V <sub>CC</sub> = 2.0 V dc .....	205 ns
V <sub>CC</sub> = 4.5 V dc .....	41 ns
V <sub>CC</sub> = 6.0 V dc .....	35 ns
T <sub>C</sub> = -55°C to +125°C:	
V <sub>CC</sub> = 2.0 V dc .....	306 ns
V <sub>CC</sub> = 4.5 V dc .....	61 ns
V <sub>CC</sub> = 6.0 V dc .....	53 ns

Minimum set up time,  $\overline{\text{ENABLE}}$  to CLK ( $t_{s3}$ ):

T <sub>C</sub> = +25°C:	
V <sub>CC</sub> = 2.0 V dc .....	205 ns
V <sub>CC</sub> = 4.5 V dc .....	41 ns
V <sub>CC</sub> = 6.0 V dc .....	35 ns
T <sub>C</sub> = -55°C to +125°C:	
V <sub>CC</sub> = 2.0 V dc .....	306 ns
V <sub>CC</sub> = 4.5 V dc .....	61 ns
V <sub>CC</sub> = 6.0 V dc .....	53 ns

Minimum recovery time,  $\overline{\text{LOAD}}$  from CLK ( $t_{\text{REC}}$ ):

T <sub>C</sub> = +25°C:	
V <sub>CC</sub> = 2.0 V dc .....	150 ns
V <sub>CC</sub> = 4.5 V dc .....	30 ns
V <sub>CC</sub> = 6.0 V dc .....	25 ns
T <sub>C</sub> = -55°C to +125°C:	
V <sub>CC</sub> = 2.0 V dc .....	225 ns
V <sub>CC</sub> = 4.5 V dc .....	45 ns
V <sub>CC</sub> = 6.0 V dc .....	38 ns

1.4 Recommended operating conditions – Continued.

Minimum hold time, Dn to  $\overline{\text{LOAD}}$  ( $t_{h1}$ ):

$T_C = +25^\circ\text{C}$ :	
$V_{CC} = 2.0 \text{ V dc}$ .....	25 ns
$V_{CC} = 4.5 \text{ V dc}$ .....	5 ns
$V_{CC} = 6.0 \text{ V dc}$ .....	5 ns
$T_C = -55^\circ\text{C to } +125^\circ\text{C}$ :	
$V_{CC} = 2.0 \text{ V dc}$ .....	40 ns
$V_{CC} = 4.5 \text{ V dc}$ .....	8 ns
$V_{CC} = 6.0 \text{ V dc}$ .....	7 ns

Minimum hold time, DOWN/ $\overline{\text{UP}}$  to CLK ( $t_{h2}$ ):

$T_C = +25^\circ\text{C}$ :	
$V_{CC} = 2.0 \text{ V dc}$ .....	5 ns
$V_{CC} = 4.5 \text{ V dc}$ .....	5 ns
$V_{CC} = 6.0 \text{ V dc}$ .....	5 ns
$T_C = -55^\circ\text{C to } +125^\circ\text{C}$ :	
$V_{CC} = 2.0 \text{ V dc}$ .....	5 ns
$V_{CC} = 4.5 \text{ V dc}$ .....	5 ns
$V_{CC} = 6.0 \text{ V dc}$ .....	5 ns

Minimum hold time,  $\overline{\text{ENABLE}}$  to CLK ( $t_{h3}$ ):

$T_C = +25^\circ\text{C}$ :	
$V_{CC} = 2.0 \text{ V dc}$ .....	5 ns
$V_{CC} = 4.5 \text{ V dc}$ .....	5 ns
$V_{CC} = 6.0 \text{ V dc}$ .....	5 ns
$T_C = -55^\circ\text{C to } +125^\circ\text{C}$ :	
$V_{CC} = 2.0 \text{ V dc}$ .....	5 ns
$V_{CC} = 4.5 \text{ V dc}$ .....	5 ns
$V_{CC} = 6.0 \text{ V dc}$ .....	5 ns

Maximum operating frequency ( $f_{MAX}$ ):

$T_C = +25^\circ\text{C}$ :	
$V_{CC} = 2.0 \text{ V dc}$ .....	4.2 MHz
$V_{CC} = 4.5 \text{ V dc}$ .....	21 MHz
$V_{CC} = 6.0 \text{ V dc}$ .....	24 MHz
$T_C = -55^\circ\text{C to } +125^\circ\text{C}$ :	
$V_{CC} = 2.0 \text{ V dc}$ .....	2.8 MHz
$V_{CC} = 4.5 \text{ V dc}$ .....	14 MHz
$V_{CC} = 6.0 \text{ V dc}$ .....	16 MHz

## 2. APPLICABLE DOCUMENTS

2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

### DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

### DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

### DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at <https://quicksearch.dla.mil/>.)

2.2 Non-Government publications. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents cited in the solicitation or contract.

### JEDEC – SOLID STATE TECHNOLOGY ASSOCIATION (JEDEC)

JESD7 - Standard for Description of 54/74HCXXXXX and 54/74HCTXXXXX Advanced High-Speed CMOS Devices.

(Copies of these documents are available online at <https://www.jedec.org/>.)

2.3 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

## 3. REQUIREMENTS

3.1 Item requirements. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used.

3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herein.

3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.2 herein.

3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.

3.2.3 Truth table. The truth table shall be as specified on figure 2.

3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.

3.2.5 Counting sequence diagram. The counting sequence diagram shall be as specified on figure 4.

3.2.6 Test circuit and switching waveforms. The test circuit and switching waveforms shall be as specified on figure 5.

3.3 Electrical performance characteristics. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.

3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.

3.5 Marking. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device.

3.5.1 Certification/compliance mark. A compliance indicator "C" shall be marked on all non-JAN devices built in compliance to MIL-PRF-38535, appendix A. The compliance indicator "C" shall be replaced with a "Q" or "QML" certification mark in accordance with MIL-PRF-38535 to identify when the QML flow option is used.

3.6 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein). The certificate of compliance submitted to DLA Land and Maritime -VA prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein.

3.7 Certificate of conformance. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 Notification of change. Notification of change to DLA Land and Maritime -VA shall be required for any change that affects this drawing.

3.9 Verification and review. DLA Land and Maritime, DLA Land and Maritime's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

TABLE I. Electrical performance characteristics.

Test	Symbol	Test conditions <sup>1/</sup> -55°C ≤ T <sub>C</sub> ≤ +125°C unless otherwise specified	V <sub>CC</sub>	Group A subgroups	Limits		Unit
					Min	Max	
High level output voltage	V <sub>OH</sub>	V <sub>IN</sub> = V <sub>IH</sub> minimum or V <sub>IL</sub> maximum I <sub>OH</sub> = -20 μA	2.0 V	1, 2, 3	1.9		V
			4.5 V		4.4		
			6.0 V		5.9		
		V <sub>IN</sub> = V <sub>IH</sub> minimum or V <sub>IL</sub> maximum I <sub>OH</sub> = -4.0 mA	4.5 V	3.7			
		V <sub>IN</sub> = V <sub>IH</sub> minimum or V <sub>IL</sub> maximum I <sub>OH</sub> = -5.2 mA	6.0 V		5.2		
Low level output voltage	V <sub>OL</sub>	V <sub>IN</sub> = V <sub>IH</sub> minimum or V <sub>IL</sub> maximum I <sub>OL</sub> = +20 μA	2.0 V	1, 2, 3		0.1	V
			4.5 V		0.1		
			6.0 V		0.1		
		V <sub>IN</sub> = V <sub>IH</sub> minimum or V <sub>IL</sub> maximum I <sub>OL</sub> = +4.0 mA	4.5 V		0.4		
		V <sub>IN</sub> = V <sub>IH</sub> minimum or V <sub>IL</sub> maximum I <sub>OL</sub> = +5.2 mA	6.0 V		0.4		
High level input voltage	V <sub>IH</sub> <u>2/</u>		2.0 V	1, 2, 3	1.5		V
			4.5 V		3.15		
			6.0 V		4.2		
Low level input voltage	V <sub>IL</sub> <u>2/</u>		2.0 V	1, 2, 3		0.3	V
			4.5 V		0.9		
			6.0 V		1.2		
Quiescent supply current (standby)	I <sub>CC</sub>	V <sub>IN</sub> = V <sub>CC</sub> or GND I <sub>OUT</sub> = 0.0 μA	6.0 V	1, 2, 3		160	μA
Input leakage current	I <sub>IN</sub>	V <sub>IN</sub> = V <sub>CC</sub> or GND	6.0 V	1, 2, 3		±1.0	μA
Input capacitance	C <sub>IN</sub>	See 4.3.1c	GND	4		10	pF
Functional tests		See 4.3.1d		7, 8			
Propagation delay time, ENABLE to RC	t <sub>PLH1</sub> , t <sub>PHL1</sub> <u>3/</u>	C <sub>L</sub> = 50 pF See figure 5	2.0 V	9		132	ns
				10, 11		198	
			4.5 V	9		26	ns
				10, 11		40	
6.0 V	9		23	ns			
	10, 11		34				
Propagation delay time, LOAD to Qn	t <sub>PLH2</sub> , t <sub>PHL2</sub> <u>3/</u>	C <sub>L</sub> = 50 pF See figure 5	2.0 V	9		264	ns
				10, 11		396	
			4.5 V	9		53	ns
				10, 11		79	
6.0 V	9		45	ns			
	10, 11		67				
Propagation delay time, Dn to Qn	t <sub>PLH3</sub> , t <sub>PHL3</sub> <u>3/</u>	C <sub>L</sub> = 50 pF See figure 5	2.0 V	9		240	ns
				10, 11		360	
			4.5 V	9		48	ns
				10, 11		72	
6.0 V	9		41	ns			
	10, 11		61				

See footnotes at end of table.



TABLE I. Electrical performance characteristics – Continued.

Test	Symbol	Test conditions <u>1</u> / -55°C ≤ T <sub>c</sub> ≤ +125°C unless otherwise specified	V <sub>cc</sub>	Group A subgroups	Limits		Unit
					Min	Max	
Propagation delay time, CLK to Q <sub>n</sub>	t <sub>PLH4</sub> , t <sub>PHL4</sub> <u>3</u> /	C <sub>L</sub> = 50 pF See figure 5	2.0 V	9		215	ns
				10, 11		325	
			4.5 V	9		43	ns
				10, 11		65	
			6.0 V	9		37	ns
				10, 11		55	
Propagation delay time, CLK to $\overline{RC}$	t <sub>PLH5</sub> , t <sub>PHL5</sub> <u>3</u> /	C <sub>L</sub> = 50 pF See figure 5	2.0 V	9		125	ns
				10, 11		190	
			4.5 V	9		25	ns
				10, 11		38	
			6.0 V	9		21	ns
				10, 11		32	
Propagation delay time, DOWN/ $\overline{UP}$ to $\overline{RC}$	t <sub>PLH6</sub> , t <sub>PHL6</sub> <u>3</u> /	C <sub>L</sub> = 50 pF See figure 5	2.0 V	9		228	ns
				10, 11		342	
			4.5 V	9		46	ns
				10, 11		68	
			6.0 V	9		38	ns
				10, 11		59	
Propagation delay time, CLK to MAX/MIN	t <sub>PLH7</sub> , t <sub>PHL7</sub> <u>3</u> /	C <sub>L</sub> = 50 pF See figure 5	2.0 V	9		255	ns
				10, 11		385	
			4.5 V	9		51	ns
				10, 11		77	
			6.0 V	9		43	ns
				10, 11		65	
Propagation delay time, DOWN/ $\overline{UP}$ to MAX/MIN	t <sub>PLH8</sub> , t <sub>PHL8</sub> <u>3</u> /	C <sub>L</sub> = 50 pF See figure 5	2.0 V	9		190	ns
				10, 11		285	
			4.5 V	9		38	ns
				10, 11		57	
			6.0 V	9		32	ns
				10, 11		48	
Output transition time, Q <sub>n</sub> , MAX/MIN, $\overline{RC}$	t <sub>TLH</sub> , t <sub>THL</sub> <u>3</u> / <u>4</u> /	C <sub>L</sub> = 50 pF See figure 5	2.0 V	9		75	ns
				10, 11		110	
			4.5 V	9		15	ns
				10, 11		22	
			6.0 V	9		13	ns
				10, 11		19	

See footnotes on next sheet.

TABLE I. Electrical performance characteristics – Continued.

- 1/ For power supply of 5 V  $\pm$ 10 percent, the worst case output voltages ( $V_{OH}$  and  $V_{OL}$ ) occur for high-speed CMOS at 4.5 V. Thus, the 4.5 V values should be used when designing with this supply. Worst cases  $V_{IH}$  and  $V_{IL}$  occur at  $V_{CC} = 5.5$  V and 4.5 V, respectively. (The  $V_{IH}$  value at  $V_{CC} = 5.5$  V is 3.85 V). The worse case leakage currents ( $I_{IN}$  and  $I_{CC}$ ) occur for CMOS at the higher voltage, so the 6.0 V values should be used. Power dissipation capacitance ( $C_{PD}$ ), typically 80 pF, determines the no load dynamic power consumption,  $P_D = C_{PD}V_{CC}^2 f + I_{CC}V_{CC}$ , and the no load dynamic current consumption,  $I_S = C_{PD} V_{CC} f + I_{CC}$ .
- 2/  $V_{IH}$  and  $V_{IL}$  tests are not required if applied as forcing functions for  $V_{OH}$  or  $V_{OL}$  tests.
- 3/ AC testing at  $V_{CC} = 2.0$  V and  $V_{CC} = 6.0$  V shall be guaranteed, if not tested, to the specified limits in table I.
- 4/ Transition time ( $t_{TLH}$ ,  $t_{THL}$ ), if not tested, shall be guaranteed to the specified limits in table I.

Device type	01	
Case outlines	E	2
Terminal number	Terminal symbol	
1	DB	NC
2	QB	DB
3	QA	QB
4	$\overline{\text{ENABLE}}$	QA
5	DOWN/ $\overline{\text{UP}}$	$\overline{\text{ENABLE}}$
6	QC	NC
7	QD	DOWN/ $\overline{\text{UP}}$
8	GND	QC
9	DD	QD
10	DC	GND
11	$\overline{\text{LOAD}}$	NC
12	MAX/MIN	DD
13	$\overline{\text{RC}}$	DC
14	CLK	$\overline{\text{LOAD}}$
15	DA	MAX/MIN
16	$V_{CC}$	NC
17	---	$\overline{\text{RC}}$
18	---	CLK
19	---	DA
20	---	$V_{CC}$

NC = No internal connection

FIGURE 1. Terminal connections.

Mode select table *				
$\overline{\text{LOAD}}$	$\overline{\text{ENABLE}}$	$\text{DOWN}/\overline{\text{UP}}$	CLK	Function
H	L	L	↑	Count up
H	L	H	↑	Count down
L	X	X	X	Load
H	H	X	X	No change

$\overline{\text{RC}}$ truth table			
Inputs			Outputs
$\overline{\text{ENABLE}}$	MAX/MIN	CLK	$\overline{\text{RC}}$
L	H	L	L
L	L	L	H
L	H	H	H
L	L	H	H
H	L	H	H
H	L	L	H

L = Low voltage level

H = High voltage level

↑ = Low-to-high transition of the clock.

X = Irrelevant

\* = Asynchronous inputs low input to load sets QA = A, QB = B, QC = C, and QD = D.

FIGURE 2. Truth tables.





FIGURE 3. Logic diagram.



Sequence:

1. Load (preset) to BCD seven.
2. Count up to eight, nine, zero, one and two.
3. Inhibit.
4. Count down to one, zero, nine, eight, and seven.

FIGURE 4. Counting sequence diagram.






FIGURE 5. Switching waveforms and test circuit.



**NOTES:**

1.  $C_L = 50$  pF or equivalent (includes test jig and probe capacitance).
2. Input signal from pulse generator:  $V_{IN} = 0.0$  V to  $V_{CC}$ ;  $PRR \leq 1$  MHz;  $Z_O = 50\Omega$ ;  $t_r = 6.0$  ns;  $t_f = 6.0$  ns;  $t_r$  and  $t_f$  shall be measured from 10% of  $V_{CC}$  to 90% of  $V_{CC}$  and from 90% of  $V_{CC}$  to 10% of  $V_{CC}$ , respectively; duty cycle = 50 percent.
3. The shaded area indicates when the input is permitted to change for predictable output performance.
4. The outputs are measured one at a time with one transition per measurement.

FIGURE 5. Switching waveforms and test circuit – Continued.

#### 4. VERIFICATION

4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 Screening. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:

- a. Burn-in test, method 1015 of MIL-STD-883.
  - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
  - (2)  $T_A = +125^{\circ}\text{C}$ , minimum.
- b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

TABLE II. Electrical test requirements.

MIL-STD-883 test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)
Interim electrical parameters (method 5004)	- - -
Final electrical test parameters (method 5004)	1*, 2, 3, 7, 8, 9
Group A test requirements (method 5005)	1, 2, 3, 4, 7, 8, 9, 10**, 11**
Groups C and D end-point electrical parameters (method 5005)	1, 2, 3

\* PDA applies to subgroup 1.

\*\* Subgroups 10 and 11, if not tested, shall be guaranteed to the specified limits in table I.

4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

##### 4.3.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
- c. Subgroup 4 ( $C_{IN}$  measurement) shall be measured only for the initial test and after process or design changes which may affect capacitance. Capacitance shall be measured between the designated terminal and GND at a frequency of 1 MHz. Test all applicable pins on 5 devices with zero failures.
- d. Subgroups 7 and 8 tests shall include verification of the truth tables as specified on figure 2 herein.

#### 4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
  - (1) Test condition or . The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
  - (2)  $T_A = +125^{\circ}\text{C}$ , minimum.
  - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

#### 5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535, appendix A.

#### 6. NOTES

6.1 Intended use. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.2 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

6.3 Configuration control of SMD's. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal, or email communication.

6.4 Record of users. Military and industrial users shall inform DLA Land and Maritime when a system application requires configuration control and the applicable SMD to that system. DLA Land and Maritime will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DLA Land and Maritime-VA, telephone (614) 692-8108.

6.5 Comments. Comments on this drawing should be directed to DLA Land and Maritime-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0591.

6.6 Approved sources of supply. Approved sources of supply are listed in MIL-HDBK-103 and QML-38535. The vendors listed in MIL-HDBK-103 and QML-38535 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DLA Land and Maritime-VA.



STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 23-08-25

Approved sources of supply for SMD 5962-89946 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DLA Land and Maritime-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DLA Land and Maritime maintains an online database of all current sources of supply at. <https://landandmaritimeapps.dla.mil/programs/smcr/>.

Standard microcircuit drawing PIN <u>1/</u>	Vendor CAGE number	Vendor similar PIN <u>2/</u>
5962-8994601EA	01295	CD54HC190F3A

1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.

2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number

01295

Vendor name and address

Texas Instruments, Inc.  
Semiconductor Group  
8505 Forest Ln.  
P.O. Box 660199  
Dallas, TX 75243

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.