


REVISIONS			
LTR	DESCRIPTION	DATE (YR-MO-DA)	APPROVED
A	Correct title to accurately describe the device function. Update the boilerplate to current requirements as specified in MIL-PRF-38535. Editorial changes throughout. - jak	06-11-08	Thomas M. Hess
B	Update boilerplate paragraphs to the current MIL-PRF-38535 requirements. - LTG	13-03-25	Thomas M. Hess

REV																				
SHEET																				
REV																				
SHEET																				
REV STATUS	REV	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B			
OF SHEETS	SHEET	1	2	3	4	5	6	7	8	9	10	11	12	13						
PMIC N/A	PREPARED BY Wanda L. Meadows	DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 http://www.landandmaritime.dla.mil																		
STANDARD MICROCIRCUIT DRAWING THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE AMSC N/A	CHECKED BY Thomas J Ricciuti																			
	APPROVED BY Monica L. Poelking	MICROCIRCUIT, DIGITAL, HIGH-SPEED CMOS, 8-BIT ADDRESSABLE LATCH, TTL COMPATIBLE INPUTS, MONOLITHIC SILICON																		
	DRAWING APPROVAL DATE 93-02-26																			
	REVISION LEVEL B	SIZE A	CAGE CODE 67268	5962-89852																
		SHEET		1 OF 13																

1. SCOPE

1.1 Scope. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A.

1.2 Part or Identifying Number (PIN). The complete PIN is as shown in the following example:



1.2.1 Device type(s). The device type(s) identify the circuit function as follows:

<u>Device type</u>	<u>Generic number</u>	<u>Circuit function</u>
01	54HCT259	8-bit addressable latch, TTL compatible inputs

1.2.2 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:

<u>Outline letter</u>	<u>Descriptive designator</u>	<u>Terminals</u>	<u>Package style</u>
E	GDIP1-T16 or CDIP2-T16	16	Dual-in-line

1.2.3 Lead finish. The lead finish is as specified in MIL-PRF-38535, appendix A.

1.3 Absolute maximum ratings. 1/ 2/ 3/

Supply voltage range (V_{CC}).....	-0.5 V dc to +7.0 V dc
DC input voltage range (V_{IN}).....	-0.5 V dc to $V_{CC} + 0.5$ V dc
DC output voltage range (V_{OUT}).....	-0.5 V dc to $V_{CC} + 0.5$ V dc
Input clamp current (I_{IK}) ($V_{IN} < -0.5$ V dc, $V_{IN} > V_{CC} + 0.5$ V dc).....	± 20 mA
Output clamp current (I_{OK}) ($V_{OUT} < -0.5$ V dc, $V_{OUT} > V_{CC} + 0.5$ V dc).....	± 20 mA
DC drain current (I_{OUT}) (per output) (-0.5 V < V_{OUT} < $V_{CC} + 0.5$ V dc).....	± 25 mA
DC V_{CC} or GND current (I_{CC} , I_{GND}).....	± 50 mA
Storage temperature range (T_{STG}).....	-65°C to +150°C
Maximum power dissipation (P_D).....	500 mW <u>4/</u>
Lead temperature (soldering, 10 seconds).....	+265°C
Thermal resistance, junction-to-case (θ_{JC}).....	See MIL-STD-1835
Junction temperature (T_J).....	+175°C

1.4 Recommended operating conditions. 2/ 3/

Supply voltage range (V_{CC}).....	+4.5 V dc to +5.5 V dc
Input voltage range (V_{IN}).....	0.0 V dc to V_{CC}
Output voltage range (V_{OUT}).....	0.0 V dc to V_{CC}
Case operating temperature range (T_C).....	-55°C to +125°C
Input rise or fall time (t_r , t_f) (0.1 V_{CC} to 0.9 V_{CC} ; 0.9 V_{CC} to 0.1 V_{CC}).....	0 to 500 ns
Maximum high level output current (I_{OH}).....	-4.0 mA
Maximum low level output current (I_{OL}).....	+4.0 mA

1/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

2/ Unless otherwise specified, all voltages are referenced to ground.

3/ The limits for parameters specified herein shall apply over the full specified V_{CC} range and case temperature range of -55°C to +125°C.

4/ For $T_C = +100^\circ\text{C}$ to +125°C, derate linearly at 8 mW/°C to 300 mW.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A	REVISION LEVEL B	5962-89852 SHEET 2
--	------------------	---------------------	-------------------------------------

2. APPLICABLE DOCUMENTS

2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.
 MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.
 MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at <https://assist.dla.mil/quicksearch/> or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094).

2.2 Non-Government publications. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents cited in the solicitation or contract.

JEDEC – SOLID STATE TECHNOLOGY ASSOCIATION (JEDEC)

JESD7 - Standard for Description of 54/74HCXXXXX and 54/74HCTXXXXX Advanced High-Speed CMOS Devices.

(Copies of these documents are available online at <http://www.jedec.org> or from JEDEC – Solid State Technology Association, 3103 North 10th Street, Suite 240-S Arlington, VA 22201-2107).

2.3 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 Item requirements. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used.

3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herein.

3.2.1 Case outline. The case outline shall be in accordance with 1.2.2 herein.

3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.

3.2.3 Truth table. The truth table shall be as specified on figure 2.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-89852
		REVISION LEVEL B	SHEET 3

3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.

3.2.5 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 4.

3.3 Electrical performance characteristics. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.

3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.

3.5 Marking. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device.

3.5.1 Certification/compliance mark. A compliance indicator "C" shall be marked on all non-JAN devices built in compliance to MIL-PRF-38535, appendix A. The compliance indicator "C" shall be replaced with a "Q" or "QML" certification mark in accordance with MIL-PRF-38535 to identify when the QML flow option is used.

3.6 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein). The certificate of compliance submitted to DLA Land and Maritime -VA prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein.

3.7 Certificate of conformance. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 Notification of change. Notification of change to DLA Land and Maritime -VA shall be required for any change that affects this drawing.

3.9 Verification and review. DLA Land and Maritime, DLA Land and Maritime's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-89852
		REVISION LEVEL B	SHEET 4

TABLE I. Electrical performance characteristics.

Test and MIL-STD-883 test method	Symbol	Test conditions -55°C ≤ T _C ≤ +125°C 4.5 V ≤ V _{CC} ≤ 5.5 V unless otherwise specified	Device type	V _{CC}	Group A subgroups	Limits		Unit
						Min	Max	
High level output voltage 3006	V _{OH1} <u>1/</u>	For all inputs affecting output under test V _{IN} = V _{IH} = 2.0 V or V _{IL} = 0.8 V For all other inputs V _{IN} = V _{CC} or GND I _{OH} = -20 μA	All	4.5 V	1, 2, 3	4.4		V
	V _{OH2} <u>1/</u>	For all inputs affecting output under test V _{IN} = V _{IH} = 2.0 V or V _{IL} = 0.8 V For all other inputs V _{IN} = V _{CC} or GND I _{OH} = -4.0 mA	All	5.5 V	1	3.98		
Low level output voltage 3007	V _{OL1} <u>1/</u>	For all inputs affecting output under test V _{IN} = V _{IH} = 2.0 V or V _{IL} = 0.8 V For all other inputs V _{IN} = V _{CC} or GND I _{OL} = +20 μA	All	4.5 V	1, 2, 3		0.1	V
	V _{OL2} <u>1/</u>	For all inputs affecting output under test V _{IN} = V _{IH} = 2.0 V or V _{IL} = 0.8 V For all other inputs V _{IN} = V _{CC} or GND I _{OL} = +4.0 mA	All	5.5 V	1		0.26	
Input current low 3009	I _{IL}	For input under test V _{IN} = GND For all other inputs V _{IN} = V _{CC} or GND	All	5.5 V	1		-0.1	μA
					2, 3		-1.0	
Input current high 3010	I _{IH}	For input under test V _{IN} = V _{CC} For all other inputs V _{IN} = V _{CC} or GND	All	5.5 V	1		0.1	μA
					2, 3		1.0	
Quiescent supply current, output high 3005	I _{CCH}	For all inputs, V _{IN} = V _{CC} or GND	All	5.5 V	1		8	μA
					2, 3		160	
Quiescent supply current, output low 3005	I _{CCL}	For all inputs, V _{IN} = V _{CC} or GND	All	5.5 V	1		8	μA
					2, 3		160	
Additional quiescent supply current	ΔI _{CC} <u>2/</u>	For input under test V _{IN} = 2.4 V For all other inputs V _{IN} = V _{CC} or GND	All	5.5 V	1, 2, 3		3.0	mA
Input capacitance 3012	C _{IN}	V _{IN} = 0.0 V, T _C = +25°C See 4.3.1c	All	GND	4		10	pF
Power dissipation capacitance	C _{PD} <u>3/</u>	T _C = +25°C See 4.3.1c	All		4		28	pF
Functional tests 3014		See 4.3.1d	All		7, 8			

See footnotes at end of table.

**STANDARD
MICROCIRCUIT DRAWING**
DLA LAND AND MARITIME
COLUMBUS, OHIO 43218-3990

SIZE
A

5962-89852

REVISION LEVEL
B

SHEET
5

TABLE I. Electrical performance characteristics – Continued.

Test and MIL-STD-883 test method	Symbol	Test conditions -55°C ≤ T _C ≤ +125°C 4.5 V ≤ V _{CC} ≤ 5.5 V unless otherwise specified	Device type	V _{CC}	Group A subgroups	Limits		Unit
						Min	Max	
\overline{LE} pulse width	t_{w1} <u>2/</u>	$C_L = 50 \text{ pF}$ minimum See figure 4	All	4.5 V	9	18		ns
					10, 11	27		
\overline{MR} pulse width	t_{w2} <u>2/</u>		All	4.5 V	9	18		ns
					10, 11	27		
Setup time, D to \overline{LE}	t_{s1} <u>2/</u>		All	4.5 V	9	17		ns
					10, 11	26		
Setup time, An to \overline{LE}	t_{s2} <u>2/</u>		All	4.5 V	9	17		ns
					10, 11	26		
Hold time, D to \overline{LE}	t_{h1} <u>2/</u>		All	4.5 V	9, 10, 11	0		ns
Hold time, An to \overline{LE}	t_{h2} <u>2/</u>		All	4.5 V	9, 10, 11	0		ns
Propagation delay time, D to Qm 3003	$t_{PLH1},$ t_{PHL1}		All	4.5 V	9		39	ns
					10, 11		59	
Propagation delay time, \overline{LE} to Qm 3003	$t_{PLH2},$ t_{PHL2}		All	4.5 V	9		38	ns
					10, 11		57	
Propagation delay time, An to Qm 3003	$t_{PLH3},$ t_{PHL3}	All	4.5 V	9		41	ns	
				10, 11		61		
Propagation delay time, \overline{MR} to Qm 3003	t_{PHL4}	All	4.5 V	9		39	ns	
				10, 11		59		
Output transition time 3003	$t_{TLH},$ t_{THL} <u>2/</u>	All	4.5 V	9		15	ns	
				10, 11		22		

1/ For power supply of 5 V ±10 percent, the worst case output voltages (V_{OH} and V_{OL}) occur for HCT at 4.5 V. Thus, the 4.5 V values should be used when designing with this supply. Worst cases V_{IH} and V_{IL} occur at V_{CC} = 5.5 V and 4.5 V, respectively.

2/ Guaranteed, if not tested, to the limits specified in table I.

3/ Power dissipation capacitance (C_{PD}) determines the no load dynamic power consumption, $P_D = C_{PD} V_{CC}^2 f + (I_{CC} \times V_{CC}) + n(\Delta I_{CC} \times V_{CC} \times d)$, and the no load dynamic current consumption, $I_S = C_{PD} V_{CC} f + I_{CC} + (n \times d \times \Delta I_{CC})$
Where: P_D = dynamic power dissipation.
C_{PD} = power dissipation capacitance of the device.
f = input switching frequency.
n = number of inputs switching.
d = duty cycle.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-89852
		REVISION LEVEL B	SHEET 6

Device type	01
Case outlines	E
Terminal number	Terminal symbol
1	A0
2	A1
3	A2
4	Q0
5	Q1
6	Q2
7	Q3
8	GND
9	Q4
10	Q5
11	Q6
12	Q7
13	D
14	$\overline{\text{LE}}$
15	$\overline{\text{MR}}$
16	V _{CC}

Terminal symbol description	
Terminal symbol	Description
D	Data input
A _n (n = 0 to 2)	Address select inputs
Q _m (m = 0 to 7)	Outputs (non-inverting)
$\overline{\text{MR}}$	Master reset control input (active low)
$\overline{\text{LE}}$	Latch enable control input (active low)

FIGURE 1. Terminal connections.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-89852
		REVISION LEVEL B	SHEET 7

Select inputs			Latch addressed
A2	A1	A0	
L	L	L	0
L	L	H	1
L	H	L	2
L	H	H	3
H	L	L	4
H	L	H	5
H	H	L	6
H	H	H	7

Inputs		Output of addressed latch	All other outputs	Function
\overline{MR}	\overline{LE}			
H	L	D	Qio	Addressable latch
H	H	Qio	Qio	Memory
L	L	D	L	8-line demultiplexer
L	H	L	L	Reset

H = High voltage level

L = Low voltage level

D = Logic level at the data input

Qio = Logic level of Qi (i = 0 to 7, as appropriate) before the indicated steady-state conditions were established

FIGURE 2. Truth tables.

**STANDARD
MICROCIRCUIT DRAWING**
DLA LAND AND MARITIME
COLUMBUS, OHIO 43218-3990

SIZE
A

5962-89852

REVISION LEVEL
B

SHEET
8




FIGURE 3. Logic diagram.

**STANDARD
MICROCIRCUIT DRAWING**
DLA LAND AND MARITIME
COLUMBUS, OHIO 43218-3990

SIZE
A

5962-89852

REVISION LEVEL
B

SHEET
9




FIGURE 4. Switching waveforms and test circuit.


**STANDARD
MICROCIRCUIT DRAWING**
DLA LAND AND MARITIME
COLUMBUS, OHIO 43218-3990

SIZE
A


5962-89852

REVISION LEVEL
B


SHEET
10



DATA SETUP AND HOLD TIMES



ADDRESS SETUP AND HOLD TIMES



NOTES:

1. $C_L = 50 \text{ pF}$ or equivalent (includes test jig and probe capacitance).
2. $R_T = 50\Omega$ or equivalent.
3. Input signal from pulse generator: $V_{IN} = 0.0 \text{ V}$ to 3.0 V ; $\text{PRR} \leq 1 \text{ MHz}$; $t_r = 6.0 \text{ ns}$; $t_f = 6.0 \text{ ns}$; t_r and t_f shall be measured from 0.3 V to 2.7 V and from 2.7 V to 0.3 V , respectively; duty cycle = 50 percent.
4. Timing parameters shall be tested at a minimum input frequency of 1 MHz .
5. The outputs are measured one at a time with one transition per measurement.

FIGURE 4. Switching waveforms and test circuit – Continued.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-89852
		REVISION LEVEL B	SHEET 11

4. VERIFICATION

4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 Screening. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:

- a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}\text{C}$, minimum.
- b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

TABLE II. Electrical test requirements.

MIL-STD-883 test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)
Interim electrical parameters (method 5004)	---
Final electrical test parameters (method 5004)	1*, 2, 3, 7, 8, 9, 10, 11
Group A test requirements (method 5005)	1, 2, 3, 4, 7, 8, 9, 10, 11
Groups C and D end-point electrical parameters (method 5005)	1, 2, 3

* PDA applies to subgroup 1.

4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

4.3.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
- c. C_{IN} and C_{PD} shall be measured only for initial qualification and after process or design changes which may affect capacitance. C_{IN} shall be measured between the designated terminal and GND at a frequency of 1 MHz. C_{PD} shall be tested in accordance with the latest revision of JESD 7-A and table I herein. For C_{IN} and C_{PD} , test all applicable pins on five devices with zero failures.
- d. Subgroups 7 and 8 tests shall be sufficient to verify the truth tables in figure 2 herein. The test vectors used to verify the truth tables shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth tables in figure 2, herein.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-89852
		REVISION LEVEL B	SHEET 12

4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}\text{C}$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535, appendix A.

6. NOTES

6.1 Intended use. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.2 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

6.3 Configuration control of SMD's. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.4 Record of users. Military and industrial users shall inform DLA Land and Maritime when a system application requires configuration control and the applicable SMD to that system. DLA Land and Maritime will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DLA Land and Maritime-VA, telephone (614) 692-8108.

6.5 Comments. Comments on this drawing should be directed to DLA Land and Maritime-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0540.

6.6 Approved sources of supply. Approved sources of supply are listed in MIL-HDBK-103 and QML-38535. The vendors listed in MIL-HDBK-103 and QML-38535 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DLA Land and Maritime-VA.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-89852
		REVISION LEVEL B	SHEET 13

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 13-03-25

Approved sources of supply for SMD 5962-89852 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DLA Land and Maritime-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DLA Land and Maritime maintains an online database of all current sources of supply at <http://www.landandmaritime.dla.mil/Programs/Smcr/>.

Standard microcircuit drawing PIN <u>1/</u>	Vendor CAGE number	Vendor similar PIN <u>2/</u>
5962-8985201EA	01295	CD54HCT259F3A

1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.

2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number

Vendor name and address

01295

Texas Instruments Inc.
Semiconductor Group
8505 Forest Ln.
P.O. Box 660199
Dallas, TX 75243
Point of contact:

U.S. Highway 75 South
P.O. Box 84, M/S 853
Sherman, TX 75090-9493

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.