

REVISIONS

LTR	DESCRIPTION	DATE (YR-MO-DA)	APPROVED
A	Made technical changes in table1. Editorial changes throughout document.	90-12-05	W. Heckman
B	Changes IAW NOR 5962-R205-92. --tvn	92-05-11	Tim H. Noh
C	Update to reflect latest changes in format and requirements. Editorial changes throughout. --les	04-08-10	Raymond Monnin
D	Update drawing as part of 5 year review.	12-02-28	C. SAFFLE


THE ORIGINAL FIRST PAGE OF THIS DRAWING HAS BEEN REPLACED.

REV																				
SHEET																				
REV																				
SHEET																				
REV STATUS	REV	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D				
OF SHEETS	SHEET	1	2	3	4	5	6	7	8	9	10	11	12							
PMIC N/A	PREPARED BY Larry T. Gauder	DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 http://www.Landandmaritime.dla.mil																		
STANDARD MICROCIRCUIT DRAWING	CHECKED BY William K. Heckman																			
	APPROVED BY William K. Heckman																			
	DRAWING APPROVAL DATE 90-03-20																			
THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE		MICROCIRCUIT, DIGITAL, BIPOLAR, ADVANCED LOW-POWER SCHOTTKY, TTL, OCTAL BUS TRANSCEIVERS AND REGISTERS, WITH INVERTING THREE-STATE AND OPEN-COLLECTOR OUTPUTS, MONOLITHIC SILICON																		
AMSC N/A	REVISION LEVEL D	SIZE A	CAGE CODE 67268	5962-89687																
		SHEET		1 OF 12																

1. SCOPE

1.1 Scope. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A.

1.2 Part or Identifying Number (PIN). The complete PIN is as shown in the following example:



1.2.1 Device type. The device type identify the circuit function as follows:

<u>Device type</u>	<u>Generic number</u>	<u>Circuit function</u>
01	54ALS653	Octal bus transceivers and registers with inverting three-state and open-collector outputs

1.2.2 Case outlines. The case outlines are as designated in MIL-STD-1835 and as follows:

<u>Outline letter</u>	<u>Descriptive designator</u>	<u>Terminals</u>	<u>Package style</u>
L	GDIP3-T24 or CDIP4-T24	24	dual-in-line
K	GDFP2-F24 or CDFP3-F24	24	flat
3	CQCC1-N28	28	square chip carrier

1.2.3 Lead finish. The lead finish is as specified in MIL-PRF-38535, appendix A.

1.3 Absolute maximum ratings.

Supply voltage range (V_{CC})	-0.5 V dc to +7.0 V dc
DC input voltage:	
All inputs and A I/O ports	-1.2 V dc at -18 mA to +7.0 V dc
B I/O ports	-1.2 V dc at -18 mA to +5.5 V dc
Storage temperature range	-65°C to +150°C
Maximum power dissipation (P_D)	484 mW 1/
Lead temperature (soldering, 10 seconds)	+300°C
Junction temperature (T_J)	+175°C
Thermal resistance, junction-to-case (θ_{JC})	See MIL-STD-1835

1.4 Recommended operating conditions.

Supply voltage range (V_{CC})	+4.5 V dc to +5.5 V dc
Minimum high level input voltage (V_{IH})	2.0 V dc
Maximum low level input voltage (V_{IL}):	
$T_C = +125^\circ\text{C}$	0.7 V dc
$T_C = -55^\circ\text{C}$	0.8 V dc
$T_C = +25^\circ\text{C}$	0.8 V dc
Maximum high level output voltage (V_{OH}) A ports	5.5 V dc
Maximum high level output current (I_{OH}) B ports	-12 mA
Maximum low level output current (I_{OL})	+12 mA
Case operating temperature range (T_C)	-55°C to +125°C

1/ Maximum power dissipation is defined as $V_{CC} \times I_{CC}$, and must withstand the added P_D due to short circuit output test e.g., I_o .

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-89687
		REVISION LEVEL D	SHEET 2

1.4 Recommended operating conditions - Continued.

Minimum setup time, before CAB or before CBA (t_s) <u>2/</u>	15.0 ns
Minimum hold time, after CAB or after CBA (t_h) <u>2/</u>	5.0 ns
Minimum pulse duration (t_w):	
CBA or CAB high	25.0 ns
CBA or CAB low	25.0 ns
Maximum clock frequency (f_{clock}):	
A output	12.5 MHz
B output	25 MHz

2. APPLICABLE DOCUMENTS

2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.
MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.
MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at <https://assist.daps.dla.mil/quicksearch/> or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

2/ Transition of clock from low to high.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-89687
		REVISION LEVEL D	SHEET 3

3. REQUIREMENTS

3.1 Item requirements. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used.

3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herein.

3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.2 herein.

3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.

3.2.3 Truth table. The truth table shall be as specified on figure 2.

3.2.4 Test circuit and switching waveforms. The test circuit and switching waveforms shall be as specified on figure 3.

3.3 Electrical performance characteristics. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.

3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.

3.5 Marking. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device.

3.5.1 Certification/compliance mark. A compliance indicator "C" shall be marked on all non-JAN devices built in compliance to MIL-PRF-38535, appendix A. The compliance indicator "C" shall be replaced with a "Q" or "QML" certification mark in accordance with MIL-PRF-38535 to identify when the QML flow option is used.

3.6 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein). The certificate of compliance submitted to DLA Land and Maritime -VA prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein.

3.7 Certificate of conformance. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 Notification of change. Notification of change to DLA Land and Maritime -VA shall be required for any change that affects this drawing.

3.9 Verification and review. DLA Land and Maritime, DLA Land and Maritime 's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-89687
		REVISION LEVEL D	SHEET 4

TABLE I. Electrical performance characteristics.

Test	Symbol	Conditions -55°C ≤ T _C ≤ +125°C 1/ unless otherwise specified		Group A subgroups	Device type	Limits		Unit	
						Min	Max		
High level output voltage B ports 2/	V _{OH}	V _{CC} = 4.5 V, V _{IH} = 2.0 V, V _{IL} = 0.8 V	I _{OH} = -0.4 mA I _{OH} = -3.0 mA I _{OH} = -12 mA	1, 3	All	2.5 2.4 2.0		V	
		V _{CC} = 4.5 V, V _{IH} = 2.0 V, V _{IL} = 0.7 V	I _{OH} = -0.4 mA I _{OH} = -3.0 mA I _{OH} = -12 mA	2	All	2.5 2.4 2.0		V	
Low level output voltage	V _{OL}	V _{CC} = 4.5 V, V _{IH} = 2.0 V, 2/ I _{OL} = 12 mA	V _{IL} = 0.8 V	1, 3	All		0.4	V	
			V _{IL} = 0.7 V	2	All		0.4	V	
Input clamp voltage	V _{IC}	V _{CC} = 4.5 V, I _{IN} = -18 mA		1, 2, 3	All		-1.2	V	
High level input current	I _{IH1}	V _{CC} = 5.5 V 3/	V _{IN} = 7.0 V Control inputs	1, 2, 3	All		0.1	mA	
			V _{IN} = 5.5 V A or B ports				0.1		
	I _{IH2}		V _{IN} = 2.7 V Control inputs	1, 2, 3	All		20	μA	
			V _{IN} = 2.7 V A or B ports				20		
Low level input current	I _{IL}	V _{CC} = 5.5 V 3/	V _{IN} = 0.4 V Control inputs	1, 2, 3	All		-0.2	mA	
			V _{IN} = 0.4 V A or B ports				-0.2		
High level output current	I _{OH}		V _{CC} = 4.5 V, V _{OH} = 5.5 V	A port	1, 2, 3	All		0.1	mA
Output current	I _O		V _{CC} = 5.5 V, 4/ V _{OUT} = 2.25 V	B port	1, 2, 3	All	-20	-112	mA
Supply current	I _{CCH}	V _{CC} = 5.5 V	Outputs high	1, 2, 3	All		76	mA	
	I _{CCL}		Outputs low				88		
	I _{CCZ}		Outputs disabled				88		
Functional tests		See 4.3.1c 5/		7, 8	All				
Maximum frequency	f _{MAX}	V _{CC} = 4.5 V to 5.5 V R ₁ = R ₂ = 500Ω, 6/ C _L = 50 pF, See figure 3	A output	9, 10, 11	All	12.5		MHz	
			B output			25			

See footnotes at end of table.

**STANDARD
MICROCIRCUIT DRAWING**
DLA LAND AND MARITIME
COLUMBUS, OHIO 43218-3990

SIZE
A

REVISION LEVEL
D

5962-89687
SHEET
5

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions -55°C ≤ T _c ≤ +125°C 1/ unless otherwise specified	Group A subgroups	Device type	Limits		Unit
					Min	Max	
Propagation delay time, CBA to A	t _{PLH1}	V _{CC} = 4.5 V to 5.5 V	9, 10, 11	All	16	71	ns
	t _{PHL1}	R ₁ = R ₂ = 500Ω	9, 10, 11	All	6	24	ns
Propagation delay time, CAB to B	t _{PLH2}	C _L = 50 pF see figure 3 6/	9, 10, 11	All	10	35	ns
	t _{PHL2}		9, 10, 11	All	5	20	ns
Propagation delay time, A to B	t _{PLH3}		9, 10, 11	All	5	20	ns
	t _{PHL3}		9, 10, 11	All	1.5	18	ns
Propagation delay time, B to A	t _{PLH4}		9, 10, 11	All	8	63	ns
	t _{PHL4}		9, 10, 11	All	2	18	ns
Propagation delay time, SBA to A (with B low) 7/	t _{PLH5}		9, 10, 11	All	12	68	ns
	t _{PHL5}		9, 10, 11	All	5	27	ns
Propagation delay time, SBA to A (with B high) 7/	t _{PLH6}		9, 10, 11	All	19	68	ns
	t _{PHL6}		9, 10, 11	All	5	27	ns
Propagation delay time, SAB to B (with A high) 7/	t _{PLH7}		9, 10, 11	All	12	40	ns
	t _{PHL7}		9, 10, 11	All	6	25	ns

See footnotes at end of table.

**STANDARD
MICROCIRCUIT DRAWING**
DLA LAND AND MARITIME
COLUMBUS, OHIO 43218-3990

SIZE
A

5962-89687

REVISION LEVEL
D

SHEET
6

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions -55°C ≤ T _c ≤ +125°C <u>1/</u> unless otherwise specified	Group A subgroups	Device type	Limits		Unit
					Min	Max	
Propagation delay time, SAB to B (with A low) <u>7/</u>	t _{PLH8}	V _{CC} = 4.5 V to 5.5 V	9, 10, 11	All	8	30	ns
	t _{PHL8}	R _L = 500Ω	9, 10, 11	All	6	25	ns
Propagation delay time, <u>G</u> BA to A	t _{PLH9}	C _L = 50 pF see figure 3 <u>6/</u>	9, 10, 11	All	6	35	ns
	t _{PHL9}		9, 10, 11	All	6	27	ns
Output enable time, GAB to B	t _{PZH1}		9, 10, 11	All	7	25	ns
	t _{PZL1}		9, 10, 11	All	6	25	ns
Output disable time, GAB to B	t _{PHZ1}		9, 10, 11	All	1	16	ns
	t _{PLZ1}		9, 10, 11	All	2	21	ns

1/ Unused inputs that do not directly control the pin under test must be put at ≥ 2.5 V or ≤ 0.4 V. No unused inputs shall exceed 5.5 V or go less than 0.0 V. No inputs shall be floated.

2/ All outputs must be tested. In the case where only one input at V_{IL} maximum or V_{IH} minimum produces the proper output state, the test must be performed with each input being selected as the V_{IL} maximum or V_{IH} minimum input.

3/ For I/O ports, the parameters I_{IH2} and I_{IL} include the off-state output current.

4/ The output conditions have been chosen to produce a current that closely approximates one-half of the true short circuit output current, I_{OS}. Not more than one output will be tested at one time and the duration of the test condition shall not exceed one second.

5/ Functional tests shall be conducted at input test conditions of GND ≤ V_{IL} ≤ V_{OL} and V_{OH} ≤ V_{IH} ≤ V_{CC}.

6/ Propagation delay limits are based on single output switching. Unused inputs = 3.5 V or ≤ 0.3 V.

7/ These input parameters are measured with the internal output state of the storage register opposite to that of the bus input.

**STANDARD
MICROCIRCUIT DRAWING**
DLA LAND AND MARITIME
COLUMBUS, OHIO 43218-3990

SIZE
A

5962-89687

REVISION LEVEL
D

SHEET
7

Device type	01	
Case outlines	K and L	3
Terminal number	Terminal symbol	
1	CAB	NC
2	SAB	CAB
3	GAB	SAB
4	A1	GAB
5	A2	A1
6	A3	A2
7	A4	A3
8	A5	NC
9	A6	A4
10	A7	A5
11	A8	A6
12	GND	A7
13	B8	A8
14	B7	GND
15	B6	NC
16	B5	B8
17	B4	B7
18	B3	B6
19	B2	B5
20	B1	B4
21	<u>GBA</u>	B3
22	SBA	NC
23	CBA	B2
24	V _{CC}	B1
25	---	<u>GBA</u>
26	---	SBA
27	---	CBA
28	---	V _{CC}

NC = No connection

FIGURE 1. Terminal connections.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-89687
		REVISION LEVEL D	SHEET 8

GAB	Inputs					Data I/O		Operation or function
	$\overline{\text{GBA}}$	CAB	CBA	SAB	SBA	A1 thru A8	B1 thru B8	
L	H	H/L	H/L	X	X	Input	Input	Isolation
L	H	↑	↑	X	X	Input	Input	Store A and B data
X	H	↑	H/L	X	X	Input	Unspecified (see note 1)	Store A, hold B
H	H	↑	↑	X (see note 2)	X	Input	Output	Store A in both registers
L	X	H/L	↑	X	X	Unspecified (see note 1)	Input	Hold A, store B
L	L	↑	↑	X	X (see note 2)	Output	Input	Store B in both registers
L	L	X	X	X	L	Output	Input	Real-time $\overline{\text{B}}$ data to A bus
L	L	X	H/L	X	H	Output	Input	Stored $\overline{\text{B}}$ data to A bus
H	H	X	X	L	X	Input	Output	Real-time $\overline{\text{A}}$ data to B bus
H	H	H/L	X	H	X	Input	Output	Stored $\overline{\text{A}}$ data to B bus
H	L	H/L	H/L	H	H	Output	Output	Stored $\overline{\text{A}}$ data to B bus and stored $\overline{\text{B}}$ data to A bus


H = High level voltage
 L = Low level voltage
 H/L = High or low level voltage
 X = Irrelevant
 ↑ = Transition of clock from low to high

NOTES:

1. The data output functions may be enabled or disabled by various signals at the GAB or $\overline{\text{GBA}}$ inputs. Data input functions are always enable, i.e., data at the bus pins will be stored on every low to high transition of the clock inputs.
2. Select control = L: Clocks can occur simultaneously.
 Select control = H: Clocks must be staggered in order to load both registers.

FIGURE 2. Truth table.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A	5962-89687
	REVISION LEVEL D	SHEET 9



NOTES:

1. C_L includes probe and jig capacitance.
2. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
3. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
4. When measuring propagation delay times of three-state outputs, switch S1 is open.
5. The outputs are measured one at a time with one input transition per measurement.
6. All input pulses have the following characteristics: $PRR \leq 10$ MHz, duty cycle = 50%, $t_r = t_f = 3$ ns ± 1 ns.
7. Also requires load circuit for open-collector outputs.

FIGURE 3. Test circuit and switching waveforms.

**STANDARD
MICROCIRCUIT DRAWING**
DLA LAND AND MARITIME
COLUMBUS, OHIO 43218-3990

SIZE
A

5962-89687

REVISION LEVEL
D

SHEET

10

4. VERIFICATION

4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 Screening. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:

a. Burn-in test, method 1015 of MIL-STD-883.

(1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.

(2) $T_A = +125^\circ\text{C}$, minimum.

b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

TABLE II. Electrical test requirements.

MIL-STD-883 test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)
Interim electrical parameters (method 5004)	- - -
Final electrical test parameters (method 5004)	1*, 2, 3, 7, 8, 9, 10, 11
Group A test requirements (method 5005)	1, 2, 3, 7, 8, 9, 10, 11
Groups C and D end-point electrical parameters (method 5005)	1, 2, 3

* PDA applies to subgroup 1.

4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

4.3.1 Group A inspection.

a. Tests shall be as specified in table II herein.

b. Subgroups 4, 5, and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.

c. Subgroups 7 and 8 shall include verification of the truth table.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-89687
		REVISION LEVEL D	SHEET 11

4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}\text{C}$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535, appendix A.

6. NOTES

6.1 Intended use. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.2 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

6.3 Configuration control of SMD's. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.4 Record of users. Military and industrial users shall inform DLA Land and Maritime when a system application requires configuration control and the applicable SMD to that system. DLA Land and Maritime will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DLA Land and Maritime -VA, telephone (614) 692-0544.

6.5 Comments. Comments on this drawing should be directed to DLA Land and Maritime -VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0540.

6.6 Approved sources of supply. Approved sources of supply are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DLA Land and Maritime -VA.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-89687
		REVISION LEVEL D	SHEET 12

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 12-02-28

Approved sources of supply for SMD 5962-89687 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DLA Land and Maritime -VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DLA Land and Maritime maintains an online database of all current sources of supply at <http://www.landandmaritime.dla.mil/Programs/Smcr/>.

Standard microcircuit drawing PIN <u>1/</u>	Vendor CAGE number	Vendor similar PIN <u>2/</u>
5962-8968701KA	01295	SNJ54ALS653W
5962-8968701LA	01295	SNJ54ALS653JT
5962-89687013A	01295	SNJ54ALS653FK

1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.

2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE
number

Vendor name
and address

01295

Texas Instruments, Inc.
Semiconductor Group
8505 Forest Ln.
PO Box 660199
Dallas, TX 75243

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.