REVISIONS			
LTR	DESCRIPTION	DATE (YR-MO-DA)	APPROVED
A	Add device type 02. Technical and editorial changes throughout.	94-02-02	M. A. FRYE
B	Make change to supply voltage as specified under 1.4. Drawing updated to reflect current requirements. - ro	00-07-20	R. MONNIN
C	Replace reference to MIL-STD-973 with reference to MIL-PRF-38535. -rrp	03-04-14	R. MONNIN
D	Add device type 03. Add device type 01 limits to V_{IC} parameter under paragraph 1.3. - ro	11-04-12	C. SAFFLE

THE ORIGINAL FIRST SHEET OF THIS DRAWING HAS BEEN REPLACED.

REV																				
SHEET																				
REV																				
SHEET																				
REV STATUS				REV			D	D	D	D	D	D	D	D	D	D				
OF SHEETS				SHEET			1	2	3	4	5	6	7	8	9	10				

PMIC N/A

PREPARED BY
MARCIA B. KELLEHER

DLA LAND AND MARITIME
COLUMBUS, OHIO 43218-3990
http://www.dscc.dla.mil

STANDARD MICROCIRCUIT DRAWING

THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE

CHECKED BY
D. A. DiCENZO

APPROVED BY
N. A. HAUCK

DRAWING APPROVAL DATE
87-09-14

MICROCIRCUIT, LINEAR, QUAD DIFFERENTIAL COMPARATOR, MONOLITHIC SILICON

AMSC N/A

REVISION LEVEL
D

SIZE	CAGE CODE	
A	**67268**	**5962-87659**

SHEET 1 OF 10

1. SCOPE

1.1 Scope. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A.

1.2 Part or Identifying Number (PIN). The complete PIN is as shown in the following example:

5962-87659	01	C	A
Drawing number	Device type (see 1.2.1)	Case outline (see 1.2.2)	Lead finish (see 1.2.3)

1.2.1 Device type(s). The device type(s) identify the circuit function as follows:

Device type	Generic number	Circuit function
01	TLC374M	Quadruple differential comparators
02	TLC139M	Quadruple differential comparators
03	TLC374M	Quadruple differential comparators

1.2.2 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	Terminals	Package style
C	GDIP1-T14 or CDIP2-T14	14	Dual-in-line
2	CQCC1-N20	20	Square leadless chip carrier

1.2.3 Lead finish. The lead finish is as specified in MIL-PRF-38535, appendix A.

1.3 Absolute maximum ratings. 1/

Supply voltage (V_{DD}): 2/
Device types 01 and 03 ..... 18 V dc
Device type 02 (range)..... -0.3 V dc to 18 V dc
Differential input voltage (V_{ID}): 3/
Device types 01, 02 and 03 ..... ±18 V dc
Output voltage (V_O):
Device types 01 and 03 ..... 18 V dc
Device type 02 (range) ..... -0.3 V dc to V_{DD}
Input voltage (V_I):
Device types 01 and 03 ..... V_{DD}
Device type 02 (range) ..... -0.3 V dc to V_{DD}
Input current (I_I):
Device types 01, 02 and 03 ..... ±5 mA
Output current (I_O):
Device types 01 and 03 ..... 20 mA
Device type 02 (each input) ..... 20 mA

1/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.
2/ All voltage values, except differential voltages, are with respect to network GND terminal.
3/ Differential voltages are at the noninverting input terminal with respect to the inverting input terminal.

1.3 Absolute maximum ratings - continued. 1/

Duration of output short circuit to GND: 4/
Device types 01 and 03 ..... Unlimited
Total supply current into V_{DD} terminal (I_{DD}):
Device type 02 ..... 40 mA
Total current out of GND terminal (I_{GND}):
Device type 02 ..... 60 mA
Storage temperature range ..... -65°C to +150°C
Maximum power dissipation (P_D):
Device types 01 and 03 ..... 500 mW 5/
Continuous total power dissipation (P_D):
Device type 02 ..... 1375 mW 6/
Lead temperature (soldering, 10 seconds):
Device types 01 and 03 ..... 300°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds, (case outline C)
Device type 02 ..... 300°C
Case temperature for 60 seconds (case outline 2) ..... +260°C
Junction temperature (T_J) ..... +150°C
Thermal resistance, junction-to-case (θ_{JC}):
Case outlines C and 2 ..... See MIL-STD-1835

1.4 Recommended operating conditions.

Ambient operating temperature range (T_A) ..... -55°C to +125°C
Supply voltage (V_{DD}) ..... 4 V dc to 16 V dc
Common-mode input voltage (V_{IC}) :
Device types 01 and 03:
V_{DD} = 5 V ..... 0 V to 3.5 V
V_{DD} = 10 V ..... 0 V to 8.5 V
Device type 02 ..... 0 V dc to V_{DD} – 1.5 V dc
Low-level output current (I_{OL}):
Device type 02 ..... 20 mA

4/ Short circuits from outputs of V_{DD} can cause excessive heating and eventual destruction.
5/ For T_A = +100°C to +125°C, derate linearly at 12.0 mW/°C.
6/ For temperatures above +25°C, derate at 11.0 mW/°C.

2. APPLICABLE DOCUMENTS

2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.
MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.
MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at https://assist.daps.dla.mil/quicksearch/ or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 Item requirements. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used.

3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herein.

3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.2 herein.

3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.

3.2.3 Logic diagram. The logic diagram shall be as specified on figure 2.

3.3 Electrical performance characteristics. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full ambient operating temperature range.

3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.

3.5 Marking. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device.

TABLE I. Electrical performance characteristics.

Test	Symbol	Conditions 1/ -55°C ≤ T_A ≤ +125°C unless otherwise specified	Group A subgroups	Device type	Limits		Unit
					Min	Max	
Input offset voltage 2/	V_{IO}	V_{DD} = 5 V, V_{IC} = V_{ICR} min	1	01		10	mV
			2,3			12	
		V_{DD} = 5 V to 10 V, V_{IC} = 0 V to V_{DD} – 1 V	1	02		5	
		V_{DD} = 5 V to 10 V, V_{IC} = 0 V to V_{DD} – 1.5 V	2,3			10	
		V_{DD} = 5 V, V_{IC} = V_{ICR} min	1	03		5	
			2,3			10	
Input offset current	I_{IO}	V_{DD} = 5 V, T_A = +125°C	2	01,03		10	nA
		V_{IC} = 2.5 V, T_A = +125°C		02		15	
Input bias current	I_{IB}	V_{DD} = 5 V, T_A = +125°C	2	01,03		20	nA
		V_{IC} = 2.5 V, T_A = +125°C		02		30	
Common-mode input voltage range	V_{ICR}	V_{DD} = 5 V	1	01	0 to V_{DD} –1.75		V
			2,3		0 to V_{DD} –2.0		
			1	02	0 to V_{DD} –1		
			2,3		0 to V_{DD} –1.5		
			1	03	0 to V_{DD} –1.0		
			2,3		0 to V_{DD} –1.5		

See footnotes at end of table.

TABLE I. Electrical performance characteristics – Continued.

Test	Symbol	Conditions 1/ 2/ $-55°C \le T_A \le +125°C$ unless otherwise specified	Group A subgroups	Device type	Limits		Unit
					Min	Max	
High-level output current	I_{OH}	V_{DD} = 5 V, V_{ID} = 1 V, V_{OH} = 15 V	2,3	01		2	µA
		V_{DD} = 5 V, V_{ID} = 1 V, V_{OH} = 5 V	1	02		40	nA
			2			1	µA
		V_{DD} = 5 V, V_{ID} = 1 V, V_{OH} = 15 V	2,3	03		1	µA
Low-level output voltage	V_{OL}	V_{DD} = 5 V, V_{ID} = -1 V, I_{OL} = 4 mA	1	01,03		400	mV
			2,3			700	
		V_{DD} = 5 V, V_{ID} = -1 V, I_{OL} = 6 mA	1	02		400	
			2			800	
Low-level output current	I_{OL}	V_{DD} = 5 V, V_{ID} = -1 V, V_{OL} = 1.5 V	1	01,03	6		mA
Supply current (four comparators)	I_{DD}	V_{DD} = 5 V, V_{ID} = -1 V, no load	1	01		1	mA
		No load, outputs low	1	02		80	µA
			2,3			175	
		V_{DD} = 5 V, V_{ID} = 1 V, no load	1	03		600	µA
			2,3			800	
Response time 3/	T_{RES}	R_L connected to 5 V through 5.1 kΩ, C_L = 15 pF, 100 mV input step with 5 mV overdrive	9	01,03		1300	ns
		R_L connected to 5 V through 5.1 kΩ, TTL-level input step, C_L = 15 pF including probe and jig capacitance				900	

1/ All characteristics are measured with zero common-mode input voltage unless otherwise specified.

2/ For device types 01 and 03, the offset limits given are the maximum values required to drive the output above 4 V or below 400 mV with a 10 kΩ resistor between the outputs and V_{DD}. They can be verified by applying the limit value to the input and checking for the appropriate output state. For device type 02, the offset voltage limits given are the maximum values required to drive the output up to 4.5 V or down to 0.3 V with a 2.5 kΩ load V_{DD}.

3/ The response time specified is the interval between the input step function and the instant when the output crosses 1.4 V.

Device types	01, 02 and 03	
Case outlines	C	2
Terminal number	Terminal symbol	
1	1 OUT	NC
2	2 OUT	1 OUT
3	V_{DD}	2 OUT
4	2 IN-	V_{DD}
5	2 IN+	NC
6	1 IN-	2 IN-
7	1 IN+	NC
8	3 IN-	2 IN+
9	3 IN+	1 IN-
10	4 IN-	1 IN+
11	4 IN+	NC
12	GND	3 IN-
13	4 OUT	3 IN+
14	3 OUT	4 IN-
15	---	NC
16	---	4 IN+
17	---	NC
18	---	GND
19	---	4 OUT
20	---	3 OUT

NC = No connection.

FIGURE 1. Terminal connections.



FIGURE 2. Logic diagram.

3.5.1 Certification/compliance mark. A compliance indicator “C” shall be marked on all non-JAN devices built in compliance to MIL-PRF-38535, appendix A. The compliance indicator “C” shall be replaced with a "Q" or "QML" certification mark in accordance with MIL-PRF-38535 to identify when the QML flow option is used.

3.6 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein). The certificate of compliance submitted to DLA Land and Maritime -VA prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein.

3.7 Certificate of conformance. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 Notification of change. Notification of change to DLA Land and Maritime -VA shall be required for any change that affects this drawing.

3.9 Verification and review. DLA Land and Maritime, DLA Land and Maritime 's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

4. VERIFICATION

4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 Screening. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:

a. Burn-in test, method 1015 of MIL-STD-883.

(1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.

(2) T_A = +125°C, minimum.

b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

4.3.1 Group A inspection.

a. Tests shall be as specified in table II herein.

b. Subgroups 4, 5, 6, 7, 8, 10, and 11 in table I, method 5005 of MIL-STD-883 shall be omitted.

TABLE II. Electrical test requirements.

MIL-STD-883 test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)
Interim electrical parameters (method 5004)	1
Final electrical test parameters (method 5004)	1*,2,3,9
Group A test requirements (method 5005)	1,2,3,9
Groups C and D end-point electrical parameters (method 5005)	1,2,3

* PDA applies to subgroup 1.

4.3.2 Groups C and D inspections.

a. End-point electrical parameters shall be as specified in table II herein.

b. Steady-state life test conditions, method 1005 of MIL-STD-883.

(1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.

(2) T_A = +125°C, minimum.

(3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535, appendix A.

6. NOTES

6.1 Intended use. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.2 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

6.3 Configuration control of SMD's. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.4 Record of users. Military and industrial users shall inform DLA Land and Maritime when a system application requires configuration control and the applicable SMD to that system. DLA Land and Maritime will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DLA Land and Maritime -VA, telephone (614) 692-0544.

6.5 Comments. Comments on this drawing should be directed to DLA Land and Maritime -VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0540.

6.6 Approved sources of supply. Approved sources of supply are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DLA Land and Maritime -VA.

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 11-04-12

Approved sources of supply for SMD 5962-87659 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DLA Land and Maritime -VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DLA Land and Maritime maintains an online database of all current sources of supply at http://www.dscc.dla.mil/Programs/Smcr/.

Standard microcircuit drawing PIN 1/	Vendor CAGE number	Vendor similar PIN 2/
5962-8765901CA	01295	TLC374MJB
5962-87659012A	01295	TLC374MFKB
5962-8765902CA	01295	TLC139MJB
5962-87659022A	01295	TLC139MFKB
5962-8765903CA	01295	TLC374MJB
5962-87659032A	01295	TLC374MFKB

1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.

2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number	Vendor name and address
01295	Texas Instruments, Inc. Semiconductor Group 8505 Forest Lane P.O. Box 660199 Dallas, TX 75243 Point of contact: U.S. Highway 75 South P.O. Box 84, M/S 853 Sherman, TX 75090-9493

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.