

REVISIONS

LTR	DESCRIPTION	DATE (YR-MO-DA)	APPROVED
A	Change transition indicators on page 5. Change footnote 2 on table II.	87-09-16	N. A. Hauck
B	Separate subgroup 9 from subgroups 10 and 11 on page 5. Table I, <u>SRCLR</u> change arrow to pointing downward on page 5. Editorial changes throughout. Add figure 4.	88-03-15	M. A. Frye
C	NOR 5962-R126-92. Revisions to Table I and Figure 4. -- tvn	92-02-05	Monica L. Poelking
D	Update to reflect latest changes in format and requirements. Editorial changes throughout. -- les	02-06-20	Raymond Monnin
E	Update drawing to current requirements. Editorial changes throughout. - gap	09-06-24	Charles F. Saffle

**Current CAGE code is 67268**


The original first sheet of this drawing has been replaced.

REV																				
SHEET																				
REV																				
SHEET																				
REV STATUS	REV	E	E	E	E	E	E	E	E	E	E	E	E	E	E	E	E	E	E	
OF SHEETS	SHEET	1	2	3	4	5	6	7	8	9	10	11	12	13						
PMIC N/A	PREPARED BY David W. Queenan				<p align="center"><b>DEFENSE SUPPLY CENTER COLUMBUS</b>  <b>COLUMBUS, OHIO 43218-3990</b>  <a href="http://www.dsccl.dla.mil">http://www.dsccl.dla.mil</a></p>															
<p align="center"><b>STANDARD MICROCIRCUIT DRAWING</b></p> <p>THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE</p> <p align="center">AMSC N/A</p>	CHECKED BY D. A. DiGenzo																			
	APPROVED BY N. A. Hauck				<p align="center">MICROCIRCUIT, DIGITAL, LOW POWER SCHOTTKY, TTL, 8-BIT SHIFT REGISTER, MONOLITHIC SILICON</p>															
	DRAWING APPROVAL DATE 87-02-25																			
	REVISION LEVEL E				SIZE A	CAGE CODE <b>14933</b>	<b>5962-86717</b>													
SHEET 1 OF 13																				

1. SCOPE

1.1 Scope. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A.

1.2 Part or Identifying Number (PIN). The complete PIN is as shown in the following example:



1.2.1 Device type(s). The device type(s) identify the circuit function as follows:

<u>Device type</u>	<u>Generic number</u>	<u>Circuit function</u>
01	54LS595	8-Bit shift register with three-state outputs

1.2.2 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:

<u>Outline letter</u>	<u>Descriptive designator</u>	<u>Terminals</u>	<u>Package style</u>
E	GDIP1-T16 or CDIP2-T16	16	Dual-in-line package
F	GDFP2-F16 or CDFP3-F16	16	Flat package
2	CQCC1-N20	20	Square chip carrier

1.2.3 Lead finish. The lead finish is as specified in MIL-PRF-38535, appendix A.

1.3 Absolute maximum ratings.

Supply voltage .....	-0.5 V dc to +7.0 V dc
Input voltage range .....	-1.5 V dc at -18mA to +7.0 V dc
Off-state output voltage .....	+5.5 V
Lead temperature (soldering, 10 seconds) .....	+300°C
Junction temperature (T <sub>J</sub> ) .....	+175°C
Thermal resistance, junction-to-case (θ <sub>JC</sub> ) .....	See MIL-STD-1835
Storage temperature range .....	-65°C to +150°C
Maximum power dissipation (P <sub>D</sub> ) <sup>1/</sup> .....	358 mW <sup>1/</sup>

1.4 Recommended operating conditions.

Supply voltage range (V <sub>CC</sub> ) .....	+4.5 V dc to +5.5 V dc
Minimum high level input voltage (V <sub>IH</sub> ) .....	2.0 V dc
Maximum low level input voltage (V <sub>IL</sub> ) .....	0.7 V dc
Maximum high level output current (I <sub>OH</sub> ) .....	-1.0 mA
Maximum low level output current (I <sub>OL</sub> ):	
Q <sub>H</sub> output .....	8 mA
Q output .....	12 mA

<sup>1/</sup> Must withstand the added P<sub>D</sub> due to short circuit test (e.g. I<sub>OS</sub>).

<b>STANDARD MICROCIRCUIT DRAWING</b> DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>	REVISION LEVEL E	<b>5962-86717</b>  SHEET <b>2</b>
---	------------------	---------------------	--

Shift clock frequency .....	0 MHz to 20 MHz
Minimum duration of :	
Shift clock pulse .....	25 ns
Register clock pulse .....	20 ns
Shift clear pulse, low level .....	20 ns
Minimum setup time (t <sub>SU</sub> ):	
SRCLR .....	20 ns
SER before SRCK↑ .....	20 ns
SRCK before RCK↑ <u>2/</u> .....	40 ns
SRCLR low before RCK .....	40 ns
Minimum hold time (t <sub>H</sub> ) .....	0 ns
Case operating temperature (T <sub>C</sub> ) .....	-55°C to +125°C

2. APPLICABLE DOCUMENTS

2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.  
MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.  
MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at <http://assist.daps.dla.mil/quicksearch/> or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

2/ This setup time ensures the register will see stable data from the shift-register outputs. The clocks may be connected together, in which case the storage register state will be one clock pulse behind the shift register.

<b>STANDARD  MICROCIRCUIT DRAWING</b> DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-86717</b>
		REVISION LEVEL <b>E</b>	SHEET <b>3</b>

### 3. REQUIREMENTS

3.1 Item requirements. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used.

3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herein.

3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.2 herein.

3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.

3.2.3 Truth table. The truth table shall be as specified on figure 2.

3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.

3.2.5 Test circuit and switching waveforms. The test circuit and switching waveforms shall be as specified on figure 4.

3.3 Electrical performance characteristics. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.

3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.

3.5 Marking. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device.

3.5.1 Certification/compliance mark. A compliance indicator "C" shall be marked on all non-JAN devices built in compliance to MIL-PRF-38535, appendix A. The compliance indicator "C" shall be replaced with a "Q" or "QML" certification mark in accordance with MIL-PRF-38535 to identify when the QML flow option is used.

3.6 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein.

3.7 Certificate of conformance. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 Notification of change. Notification of change to DSCC-VA shall be required for any change that affects this drawing.

3.9 Verification and review. DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

<b>STANDARD MICROCIRCUIT DRAWING</b> DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-86717</b>
		REVISION LEVEL <b>E</b>	SHEET <b>4</b>

TABLE I. Electrical performance characteristics.

Test	Symbol	Conditions -55°C ≤ T <sub>C</sub> ≤ +125°C unless otherwise specified		Group A subgroups	Limits		Unit
					Min	Max	
Input clamp voltage	V <sub>IC</sub>	V <sub>CC</sub> = 4.5 V, I <sub>IH</sub> = -18 mA		1		-1.5	V
High level output voltage	V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -1.0 mA, V <sub>IN</sub> = 0.7 V or 2.0 V		1, 2, 3	2.4		V
Low level output voltage at Q outputs	V <sub>OL1</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 12 mA, V <sub>IN</sub> = 2.0 V or 0.7 V		1, 2, 3		0.4	V
Low level output voltage at Q <sub>H</sub> output	V <sub>OL2</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 8.0 mA, V <sub>IN</sub> = 0.7 V or 2.0 V,		1, 2, 3		0.4	V
High impedance state output current	I <sub>OZH</sub>	V <sub>CC</sub> = 5.5 V, V <sub>OH</sub> = 2.7 V, V <sub>IN</sub> = 0.7 V or 2.0 V		1, 2, 3		20	μA
	I <sub>OZL</sub>	V <sub>CC</sub> = 5.5 V, V <sub>OH</sub> = 0.4 V, V <sub>IN</sub> = 0.7 V or 2.0 V		1, 2, 3		-20	μA
High level input current	I <sub>IH1</sub>	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 7.0 V		1, 2, 3		0.1	mA
	I <sub>IH2</sub>	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 2.7 V		1, 2, 3		20	μA
Low level input current	I <sub>IL</sub>	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 0.4 V	SER input	1, 2, 3		-0.4	mA
			Other inputs	1, 2, 3		-0.2	mA
Short circuit output current	I <sub>OS</sub>	V <sub>CC</sub> = 5.5 V, V <sub>OUT</sub> = 0 V <u>1/</u>	Q outputs	1, 2, 3	-30	-130	mA
			Q <sub>H</sub> output	1, 2, 3	-20	-100	mA
Supply current	I <sub>CCH</sub>	V <sub>CC</sub> = 5.5 V, all possible inputs grounded, all outputs open		1, 2, 3		50	mA
	I <sub>CCL</sub>			1, 2, 3		65	mA
	I <sub>CCZ</sub>			1, 2, 3		65	mA
Functional tests		See 4.3.1c		7, 8			
Propagation delay time, SRCK↑ to Q <sub>H</sub>	t <sub>PLH1</sub>	V <sub>CC</sub> = 5.0 V, R <sub>L</sub> = 1 kΩ ±5%, C <sub>L</sub> = 30 pF ±10% See figure 4.		9		18	ns
				10, 11		25	ns
	t <sub>PHL1</sub>			9		25	ns
				10, 11		35	ns

See footnotes at end of table.

<b>STANDARD MICROCIRCUIT DRAWING</b> DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-86717</b>
		REVISION LEVEL <b>E</b>	SHEET <b>5</b>

TABLE I. Electrical performance characteristics.

Test	Symbol	Conditions -55°C ≤ T <sub>C</sub> ≤ +125°C unless otherwise specified	Group A subgroups	Limits		Unit
				Min	Max	
Propagation delay time, RCK to Q	t <sub>PLH2</sub>	V <sub>CC</sub> = 5.0 V, R <sub>L</sub> = 667 Ω ±5%, C <sub>L</sub> = 45 pF ±10% See figure 4.	9		18	ns
			10, 11		25	ns
	t <sub>PHL2</sub>		9		35	ns
			10, 11		49	ns
Propagation delay time, $\overline{G}$ ↓ to Q	t <sub>PZH</sub>		9		30	ns
			10, 11		50	ns
	t <sub>PZL</sub>		9		38	ns
			10, 11		53	ns
Propagation delay time, $\overline{G}$ ↑ to Q	t <sub>PHZ</sub>	V <sub>CC</sub> = 5.0 V, R <sub>L</sub> = 667 Ω ±5%, C <sub>L</sub> = 5 pF ±10% See figure 4.	9		30	ns
			10, 11		42	ns
	t <sub>PLZ</sub>		9		38	ns
			10, 11		53	ns
Propagation delay time, $\overline{SRCLR}$ ↓ to Q <sub>H</sub>	t <sub>PHL3</sub>	V <sub>CC</sub> = 5.0 V, R <sub>L</sub> = 1 kΩ ±5%, C <sub>L</sub> = 30 pF ±10% See figure 4.	9		35	ns
			10, 11		49	ns

1/ Not more than one output should be shorted at one time and the duration of the short circuit condition should not exceed one second.

<b>STANDARD MICROCIRCUIT DRAWING</b> DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-86717</b>
		REVISION LEVEL <b>E</b>	SHEET <b>6</b>

Device type 01		
Case outlines	E and F	2
Terminal number	Terminal symbols	
1	Q <sub>B</sub>	NC
2	Q <sub>C</sub>	Q <sub>B</sub>
3	Q <sub>D</sub>	Q <sub>C</sub>
4	Q <sub>E</sub>	Q <sub>D</sub>
5	Q <sub>F</sub>	Q <sub>E</sub>
6	Q <sub>G</sub>	NC
7	Q <sub>H</sub>	Q <sub>F</sub>
8	GND	Q <sub>G</sub>
9	Q <sub>H'</sub>	Q <sub>H</sub>
10	SRCLR	GND
11	SRCK	NC
12	RCK	Q <sub>H'</sub>
13	$\bar{G}$	SRCLR
14	SER	SRCK
15	Q <sub>A</sub>	RCK
16	V <sub>CC</sub>	NC
17		$\bar{G}$
18		SER
19		Q <sub>A</sub>
20		V <sub>CC</sub>

FIGURE 1. Terminal connections.

<b>STANDARD MICROCIRCUIT DRAWING</b> DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-86717</b>
		REVISION LEVEL <b>E</b>	SHEET <b>7</b>

Inputs					Resulting function
$\overline{\text{SRCLR}}$	SER	SRCK	RCK	$\overline{\text{G}}$	
L	X	X	X	X	Shift register contents are cleared.
H	L		X	X	A low logic level is shifted into the shift register.
H	H		X	X	A high logic level is shifted into the shift register.
H	X		X	X	Shift register remains unchanged.
H	X	L		X	Shift register data stored in the 8-bit latch.
H	X	L		X	Date latch remains unchanged.
H	X	L	L	L	Latch outputs, $Q_A - Q_H$ , are enabled.
H	X	L	L	H	Outputs $Q_A - Q_H$ are in the high impedance state.

FIGURE 2. Truth table.

<b>STANDARD MICROCIRCUIT DRAWING</b> DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-86717</b>
		REVISION LEVEL <b>E</b>	SHEET <b>8</b>






FIGURE 3. Logic diagram.

<b>STANDARD MICROCIRCUIT DRAWING</b> DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-86717</b>
		REVISION LEVEL <b>E</b>	SHEET <b>9</b>



LOAD CIRCUIT FOR THREE-STATE OUTPUTS



VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES, THREE STATE OUTPUTS

FIGURE 4. Switching waveforms.

<b>STANDARD MICROCIRCUIT DRAWING</b> DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-86717</b>
		REVISION LEVEL <b>E</b>	SHEET <b>10</b>





FIGURE 4. Switching waveforms - Continued.

<b>STANDARD MICROCIRCUIT DRAWING</b> DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-86717</b>
		REVISION LEVEL <b>E</b>	SHEET <b>11</b>

4. VERIFICATION

4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 Screening. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:

- a. Burn-in test, method 1015 of MIL-STD-883.
  - (1) Test condition A or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
  - (2)  $T_A = +125^{\circ}\text{C}$ , minimum.
- b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

TABLE II. Electrical test requirements.

MIL-STD-883 test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)
Interim electrical parameters (method 5004)	- - -
Final electrical test parameters (method 5004)	1*, 2, 3, 9
Group A test requirements (method 5005)	1, 2, 3, 7, 8, 9, 10**, 11**
Groups C and D end-point electrical parameters (method 5005)	1, 2, 3

\* PDA applies to subgroup 1.

\*\* Subgroups 10 and 11, if not tested, shall be guaranteed to the specified limits in table I.

4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

4.3.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. Subgroups 4, 5, and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
- c. Subgroups 7 and 8 shall include verification of the truth table.

<b>STANDARD MICROCIRCUIT DRAWING</b> DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-86717</b>
		REVISION LEVEL <b>E</b>	SHEET <b>12</b>

4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
  - (1) Test condition A or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
  - (2)  $T_A = +125^{\circ}\text{C}$ , minimum.
  - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535, appendix A.

6. NOTES

6.1 Intended use. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.2 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

6.3 Configuration control of SMD's. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.4 Record of users. Military and industrial users shall inform Defense Supply Center Columbus (DSCC) when a system application requires configuration control and the applicable SMD. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.

6.5 Comments. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0547.

6.6 Approved sources of supply. Approved sources of supply are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

<b>STANDARD MICROCIRCUIT DRAWING</b> DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-86717</b>
		REVISION LEVEL <b>E</b>	SHEET <b>13</b>

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 09-06-24

Approved sources of supply for SMD 5962-86717 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DSCC maintains an online database of all current sources of supply at <http://www.dscclia.mil/Programs/Smcr/>.

Standard microcircuit drawing PIN <u>1/</u>	Vendor CAGE number	Vendor similar PIN <u>2/</u>
5962-8671701EA	01295	SNJ54LS595J
5962-8671701FA	01295	SNJ54LS595W
5962-86717012A	01295	SNJ54LS595FK

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- 2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE  
number

Vendor name  
and address

01295

Texas Instruments, Inc.  
Semiconductor Group  
8505 Forest Lane  
PO Box 660199  
Dallas, TX 75243

POC: U.S. Highway 75 South  
P.O. Box 84, M/S 853  
Sherman, TX 75090-9493

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.