

**REVISIONS**

LTR	DESCRIPTION	DATE (YR-MO-DA)	APPROVED
C	Update boilerplate to MIL-PRF-38535 requirements. - jak	01-09-13	Thomas M. Hess
D	Made change to paragraph 3.5. Update boilerplate to MIL-PRF-38535 requirements. - LTG	05-01-13	Thomas M. Hess
E	Update boilerplate paragraphs to the current MIL-PRF-38535 requirements. - LTG	11-06-22	David J. Corbett


**CURRENT CAGE CODE 67268**

REV																				
SHEET																				
REV																				
SHEET																				
REV STATUS OF SHEETS	REV	E	E	E	E	E	E	E	E	E	E	E	E	E	E	E	E	E	E	E
	SHEET	1	2	3	4	5	6	7	8	9	10	11	12	13						
PMIC N/A	PREPARED BY Greg A. Pitz				<p align="center"><b>DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990</b>  <a href="http://www.dsc.dla.mil">http://www.dsc.dla.mil</a></p>															
<p align="center"><b>STANDARD MICROCIRCUIT DRAWING</b></p> <p>THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE</p> <p align="center">AMSC N/A</p>	CHECKED BY D. A. DiCenzo																			
	APPROVED BY Nelson A. Hauck				<p align="center">MICROCIRCUIT, DIGITAL, HIGH-SPEED CMOS, 14 STAGE BINARY COUNTER, MONOLITHIC SILICON</p>															
	DRAWING APPROVAL DATE 85-05-28																			
	REVISION LEVEL E				SIZE A	CAGE CODE <b>14933</b>	<b>85003</b>													
				SHEET		1 OF 13														

1. SCOPE

1.1 Scope. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A.

1.2 Part or Identifying Number (PIN). The complete PIN is as shown in the following example:



1.2.1 Device type(s). The device type(s) identify the circuit function as follows:

<u>Device type</u>	<u>Generic number</u>	<u>Circuit function</u>
01	54HC4020	14 stage binary counter

1.2.2 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:

<u>Outline letter</u>	<u>Descriptive designator</u>	<u>Terminals</u>	<u>Package style</u>
E	GDIP1-T16 or CDIP2-T16	16	Dual-in-line
F	GDFP2-F16 or CDFP3-F16	16	Flat pack
2	CQCC1-N20	20	Square leadless chip carrier

1.2.3 Lead finish. The lead finish is as specified in MIL-PRF-38535, appendix A.

1.3 Absolute maximum ratings. 1/ 2/ 3/

Supply voltage range ( $V_{CC}$ ) .....	-0.5 V dc to +7.0 V dc
DC input voltage .....	-0.5 V dc to $V_{CC}$ +0.5 V dc
DC output voltage .....	-0.5 V dc to $V_{CC}$ +0.5 V dc
DC input diode current .....	± 20 mA
DC output diode current .....	± 20 mA
DC output current (per pin) .....	± 25 mA
DC $V_{CC}$ or GND current (per pin) .....	± 50 mA
Storage temperature range ( $T_{STG}$ ) .....	-65°C to +150°C
Maximum power dissipation ( $P_D$ ) .....	500 mW <u>4/</u>
Lead temperature (soldering, 10 seconds) .....	+260°C
Thermal resistance, junction-to-case ( $\theta_{JC}$ ) .....	See MIL-STD-1835
Junction temperature ( $T_J$ ) .....	+175°C

- 1/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.
- 2/ Unless otherwise specified, all voltages are referenced to ground.
- 3/ The limits for the parameters specified herein shall apply over the full specified  $V_{CC}$  range and case temperature range of -55°C to +125°C.
- 4/ For  $T_C$  = +100°C to +125°C, derate linearly at 12 mW/°C.

<b>STANDARD MICROCIRCUIT DRAWING</b> DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>85003</b>
		REVISION LEVEL E	SHEET 2

1.4 Recommended operating conditions. 1/

Supply voltage range ( $V_{CC}$ )..... +2.0 V dc to +6.0 V dc  
 Case operating temperature range ( $T_C$ )..... -55°C to +125°C  
 Input rise or fall time:  
 $V_{CC} = 2.0$  V..... 0 to 1000 ns  
 $V_{CC} = 4.5$  V..... 0 to 500 ns  
 $V_{CC} = 6.0$  V..... 0 to 400 ns

Maximum operating frequency ( $f_{MAX}$ ):

$T_C = +25^\circ\text{C}$ :  
 $V_{CC} = 2.0$  V..... 5 MHz  
 $V_{CC} = 4.5$  V..... 25 MHz  
 $V_{CC} = 6.0$  V..... 29 MHz  
 $T_C = -55^\circ\text{C}/+125^\circ\text{C}$ :  
 $V_{CC} = 2.0$  V..... 3.4 MHz  
 $V_{CC} = 4.5$  V..... 17 MHz  
 $V_{CC} = 6.0$  V..... 20 MHz

Minimum removal time, CLR to CLK: ( $t_{REM}$ )

$T_C = +25^\circ\text{C}$ :  
 $V_{CC} = 2.0$  V..... 100 ns  
 $V_{CC} = 4.5$  V..... 20 ns  
 $V_{CC} = 6.0$  V..... 17 ns  
 $T_C = -55^\circ\text{C}/+125^\circ\text{C}$ :  
 $V_{CC} = 2.0$  V..... 150 ns  
 $V_{CC} = 4.5$  V..... 50 ns  
 $V_{CC} = 6.0$  V..... 26 ns

Minimum pulse width, CLK high or low: ( $t_W$ )

$T_C = +25^\circ\text{C}$ :  
 $V_{CC} = 2.0$  V..... 90 ns  
 $V_{CC} = 4.5$  V..... 18 ns  
 $V_{CC} = 6.0$  V..... 15 ns  
 $T_C = -55^\circ\text{C}/+125^\circ\text{C}$ :  
 $V_{CC} = 2.0$  V..... 135 ns  
 $V_{CC} = 4.5$  V..... 27 ns  
 $V_{CC} = 6.0$  V..... 23 ns

1/ Unused inputs must be held high or low to prevent them from floating.

<b>STANDARD                  MICROCIRCUIT DRAWING</b> DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>85003</b>
		REVISION LEVEL E	SHEET 3

2. APPLICABLE DOCUMENTS

2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.  
 MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.  
 MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at <https://assist.daps.dla.mil/quicksearch/> or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 Non-Government publications. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents cited in the solicitation or contract.

JEDEC – SOLID STATE TECHNOLOGY ASSOCIATION (JEDEC)

JEDEC Standard No. 7 - Standard for Description of 54/74HCXXXXX and 54/74HCTXXXXX Advanced High-Speed CMOS Devices.

(Copies of these documents are available online at <http://www.jedec.org> or from JEDEC – Solid State Technology Association, 3103 North 10<sup>th</sup> Street, Suite 240-S Arlington, VA 22201).

2.3 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 Item requirements. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used.

3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herein.

<b>STANDARD                  MICROCIRCUIT DRAWING</b> DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>85003</b>
		REVISION LEVEL E	SHEET 4

- 3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.2 herein.
- 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.
- 3.2.3 Truth table. The truth table shall be as specified on figure 2.
- 3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.
- 3.2.5 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 4.
- 3.2.6 Counting sequence. The counting sequence shall be as specified on figure 5.
- 3.3 Electrical performance characteristics. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.
- 3.5 Marking. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103 (see 6.6 herein).
- 3.5.1 Certification/compliance mark. A compliance indicator "C" shall be marked on all non-JAN devices built in compliance to MIL-PRF-38535, appendix A. The compliance indicator "C" shall be replaced with a "Q" or "QML" certification mark in accordance with MIL-PRF-38535 to identify when the QML flow option is used.
- 3.6 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein). The certificate of compliance submitted to DLA Land and Maritime -VA prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein.
- 3.7 Certificate of conformance. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 Notification of change. Notification of change to DLA Land and Maritime -VA shall be required for any change that affects this drawing.
- 3.9 Verification and review. DLA Land and Maritime, DLA Land and Maritime's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

<b>STANDARD MICROCIRCUIT DRAWING</b> DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>85003</b>
		REVISION LEVEL E	SHEET 5

TABLE I. Electrical performance characteristics.

Test	Symbol	Test conditions -55°C ≤ T <sub>C</sub> ≤ +125°C 1/ unless otherwise specified		Group A subgroups	Limits		Unit
					Min	Max	
High-level output voltage	V <sub>OH</sub>	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> I <sub>OH</sub> = -20 μA	V <sub>CC</sub> = 2.0 V	1, 2, 3	1.9		V
			V <sub>CC</sub> = 4.5 V		4.4		
			V <sub>CC</sub> = 6.0 V		5.9		
		V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> I <sub>OH</sub> = -4.0 mA	V <sub>CC</sub> = 4.5 V	3.7			
		V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> I <sub>OH</sub> = -5.2 mA	V <sub>CC</sub> = 6.0 V	1, 2, 3	5.2		
Low-level output voltage	V <sub>OL</sub>	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> I <sub>OL</sub> = +20 μA	V <sub>CC</sub> = 2.0 V	1, 2, 3		0.1	V
			V <sub>CC</sub> = 4.5 V			0.1	
			V <sub>CC</sub> = 6.0 V			0.1	
		V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> I <sub>OL</sub> = +4.0 mA	V <sub>CC</sub> = 4.5 V		0.4		
		V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> I <sub>OL</sub> = +5.2 mA	V <sub>CC</sub> = 6.0 V		0.4		
High-level input voltage	V <sub>IH</sub> 2/		V <sub>CC</sub> = 2.0 V	1, 2, 3	1.5		V
			V <sub>CC</sub> = 4.5 V		3.15		
			V <sub>CC</sub> = 6.0 V		4.2		
Low-level input voltage	V <sub>IL</sub> 2/		V <sub>CC</sub> = 2.0 V	1, 2, 3		0.3	V
			V <sub>CC</sub> = 4.5 V			0.9	
			V <sub>CC</sub> = 6.0 V			1.2	
Input capacitance	C <sub>IN</sub>	V <sub>IN</sub> = 0.0 V, T <sub>C</sub> = +25°C See 4.3.1c		4		10	pF
Quiescent current	I <sub>CC</sub>	V <sub>IN</sub> = V <sub>CC</sub> or GND V <sub>CC</sub> = 6.0 V I <sub>OUT</sub> = 0.0 A		1, 2, 3		160	μA
Input leakage current	I <sub>IN</sub>	V <sub>IN</sub> = V <sub>CC</sub> or GND V <sub>CC</sub> = 6.0 V		1, 2, 3		±1.0	μA
Functional tests		See 4.3.1d		7			

See footnotes at end of table.

**STANDARD  
MICROCIRCUIT DRAWING**  
DLA LAND AND MARITIME  
COLUMBUS, OHIO 43218-3990

SIZE  
**A**

**85003**

REVISION LEVEL  
E

SHEET  
6

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Test conditions -55°C ≤ T <sub>C</sub> ≤ +125°C <u>1/</u> unless otherwise specified	Group A subgroups	Limits		Unit	
				Min	Max		
Propagation delay, time, CLK to Q1	t <sub>PLH1</sub> , t <sub>PHL1</sub> <u>3/</u>	C <sub>L</sub> = 50 pF See figures 4 and 5	V <sub>CC</sub> = 2.0 V	9		210	ns
				10, 11		315	
			V <sub>CC</sub> = 4.5 V	9		42	
				10, 11		63	
			V <sub>CC</sub> = 6.0 V	9		36	
				10, 11		54	
Propagation delay, time, CLR to Qn	t <sub>PLH2</sub> , t <sub>PHL2</sub> <u>3/</u>	C <sub>L</sub> = 50 pF See figures 4 and 5	V <sub>CC</sub> = 2.0 V	9		240	ns
				10, 11		360	
			V <sub>CC</sub> = 4.5 V	9		48	
				10, 11		72	
			V <sub>CC</sub> = 6.0 V	9		41	
				10, 11		61	
Transition time, output rise and fall times	t <sub>THL</sub> , t <sub>TLH</sub> <u>4/</u>	C <sub>L</sub> = 50 pF See figures 4 and 5	V <sub>CC</sub> = 2.0 V	9		75	ns
				10, 11		110	
			V <sub>CC</sub> = 4.5 V	9		15	
				10, 11		22	
			V <sub>CC</sub> = 6.0 V	9		13	
				10, 11		19	

1/ For a power supply of 5.0 V ±10% the worst case output voltage (V<sub>OH</sub> and V<sub>OL</sub>) occur for HC at 4.5 V. Thus, the 4.5 V values should be used when designed with this supply. Worst case V<sub>IN</sub> and V<sub>IL</sub> occur at V<sub>CC</sub> = 5.5 V and 4.5 V, respectively. (The V<sub>IH</sub> value at V<sub>CC</sub> = 5.5 V is 3.85 V.) The worst case leakage current (I<sub>IN</sub>, I<sub>CC</sub>, and I<sub>OZ</sub>) occur for CMOS at the higher voltage so the 6.0 V values should be used. Power dissipation capacitance (C<sub>PD</sub>), typically 150 pF, determines the no load dynamic power consumption, P<sub>D</sub> = C<sub>PD</sub> V<sub>CC</sub><sup>2</sup> f + I<sub>CC</sub> V<sub>CC</sub>; and the no load dynamic current consumption, I<sub>S</sub> = C<sub>PD</sub> V<sub>CC</sub> f + I<sub>CC</sub>.

2/ Test not required if applied as a forcing function for V<sub>OH</sub> or V<sub>OL</sub>.

3/ AC testing at V<sub>CC</sub> = 2.0 V and V<sub>CC</sub> = 6.0 V shall be guaranteed, if not tested, to the limits specified in table I.

4/ Transition times (t<sub>TLH</sub>, t<sub>THL</sub>) shall be guaranteed, if not tested, to the limits specified in table I.

<b>STANDARD MICROCIRCUIT DRAWING</b> DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>85003</b>
		REVISION LEVEL E	SHEET 7

Device type	01	
Case outlines	E and F	2
Terminal number	Terminal symbol	
1	Q12	NC
2	Q13	Q12
3	Q14	Q13
4	Q6	Q14
5	Q5	Q6
6	Q7	NC
7	Q4	Q5
8	GND	Q7
9	Q1	Q4
10	CLK	GND
11	CLR	NC
12	Q9	Q1
13	Q8	CLK
14	Q10	CLR
15	Q11	Q9
16	V <sub>cc</sub>	NC
17		Q8
18		Q10
19		Q11
20		V <sub>cc</sub>

NC = No internal connection

FIGURE 1. Terminal connections.

<b>STANDARD MICROCIRCUIT DRAWING</b> DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>85003</b>
		REVISION LEVEL E	SHEET 8

Inputs		Output state
CLK	CLR	Qn
↑	L	No change
↓	L	Advance to next state
X	H	All outputs are low

H = High voltage level  
L = Low voltage level  
X = Irrelevant  
↑ = Low-to-high clock transition  
↓ = High-to-low clock transition

FIGURE 2. Truth table.





FIGURE 3. Logic diagram.

<b>STANDARD MICROCIRCUIT DRAWING</b> DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>85003</b>
		REVISION LEVEL <b>E</b>	SHEET <b>9</b>



**NOTES:**

1.  $C_L = 50$  pF minimum or equivalent (includes test jig and probe capacitance).
2. Input signal from pulse generator:  $V_{IN} = 0.0$  V to  $V_{CC}$ ;  $PRR \leq 1$  MHz;  $Z_O = 50\Omega$ ;  $t_r = 6.0$  ns;  $t_f = 6.0$  ns;  $t_r$  and  $t_f$  shall be measured from 0.1  $V_{CC}$  to 0.9  $V_{CC}$  and from 0.9  $V_{CC}$  to 0.1  $V_{CC}$ , respectively; duty cycle = 50 percent.
3. The outputs are measured one at a time with one transition per measurement.
4. Timing parameters shall be tested at a minimum input frequency of 1 MHz.

FIGURE 4. Switching waveforms and test circuit.

<b>STANDARD MICROCIRCUIT DRAWING</b> DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>85003</b>
		REVISION LEVEL <b>E</b>	SHEET 10




FIGURE 5. Counting sequence.

<b>STANDARD MICROCIRCUIT DRAWING</b> DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>85003</b>
		REVISION LEVEL E	SHEET 11

4. VERIFICATION

4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 Screening. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:

- a. Burn-in test, method 1015 of MIL-STD-883.
  - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
  - (2)  $T_A = +125^{\circ}\text{C}$ , minimum.
- b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

TABLE II. Electrical test requirements.

MIL-STD-883 test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)
Interim electrical parameters (method 5004)	---
Final electrical test parameters (method 5004)	1, 2, 9 <u>1/</u>
Group A test requirements (method 5005)	1, 2, 3, 4, 7, 9, 10, 11 <u>2/</u>
Groups C and D end-point electrical parameters (method 5005)	1, 2, 3

1/ PDA applies to subgroup 1.

2/ Subgroups 10 and 11, if not tested, shall be guaranteed to the specified limits in table I.

4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

4.3.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. Subgroups 5, 6, and 8 in table I, method 5005 of MIL-STD-883 shall be omitted.
- c. Subgroup 4 ( $C_{IN}$  measurement) shall be measured only for the initial test and after process or design changes which may affect input capacitance.
- d. Subgroup 7 shall include verification of the truth table as specified on figure 2 herein.

<b>STANDARD MICROCIRCUIT DRAWING</b> DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>85003</b>
		REVISION LEVEL E	SHEET 12

4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
  - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
  - (2)  $T_A = +125^{\circ}\text{C}$ , minimum.
  - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535, appendix A.

6. NOTES

6.1 Intended use. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.2 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

6.3 Configuration control of SMD's. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.4 Record of users. Military and industrial users shall inform DLA Land and Maritime when a system application requires configuration control and the applicable SMD to that system. DLA Land and Maritime will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DLA Land and Maritime -VA, telephone (614) 692-0544.

6.5 Comments. Comments on this drawing should be directed to DLA Land and Maritime -VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0540.

6.6 Approved sources of supply. Approved sources of supply are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DLA Land and Maritime -VA.

<b>STANDARD MICROCIRCUIT DRAWING</b> DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>85003</b>
		REVISION LEVEL <b>E</b>	SHEET <b>13</b>

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 11-06-22

Approved sources of supply for SMD 85003 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DLA Land and Maritime -VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DLA Land and Maritime maintains an online database of all current sources of supply at <http://www.dsccl.dla.mil/Programs/Smcr/>.

Standard microcircuit drawing PIN <u>1/</u>	Vendor CAGE number	Vendor similar PIN <u>2/</u>
8500301EA	01295	SNJ54HC4020J
8500301EA	01295	CD54HC4020F3A
8500301FA	01295	SNJ54HC4020W
85003012A	01295	SNJ54HC4020FK

1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.

2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE  
number

01295

Vendor name  
and address

Texas Instruments Incorporated  
Semiconductor Group  
8505 Forest Ln.  
P.O. Box 660199  
Dallas, TX 75243  
Point of contact:

U.S. Highway 75 South  
P.O. Box 84, M/S 853  
Sherman, TX 75090-9493

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.