REVISIONS			
LTR	DESCRIPTION	DATE (YR-MO-DA)	APPROVED
A	Add vendor, FSCM 04713. Change supply current. Editorial changes throughout.	85-04-24	N. A. HAUCK
B	Add vendor, FSCM 27014. Editorial changes.	86-02-27	N. A. HAUCK
C	Change V_{IL}, setup times, hold times input pulse width, and propagation delay times. Delete minimum limits from I_{IL} and propagation delay times. Convert to military drawing format. Device type 01, case R inactive for new design.	87-05-29	N. A. HAUCK
D	Changes input voltage range. Changes to recommended operating conditions. Changes to table I. Change to vendor similar part number. Change drawing code identification number to 67268.	87-09-01	N. A. HAUCK
E	Changes in accordance with NOR 5962-R112-96. - tvn	96-04-17	M. A. FRYE
F	Update to reflect latest changes in format and requirements. Editorial changes throughout. Reactivate device type 01, case R for new design. - les	02-08-19	R. MONNIN
G	Make change to the Marking paragraph 3.5. - ro	05-07-19	R. MONNIN

CURRENT CAGE CODE 67268

THE ORIGINAL FIRST PAGE OF THIS DRAWING HAS BEEN REPLACED.

REV																				
SHEET																				
REV																				
SHEET																				

REV STATUS	REV	G	G	G	G	G	G	G	G	G	G	G	G		
OF SHEETS	SHEET	1	2	3	4	5	6	7	8	9	10	11	12		

PMIC N/A

PREPARED BY
GREG A. PITZ

DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43218-3990
http://www.dscc.dla.mil

STANDARD MICROCIRCUIT DRAWING

THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE

AMSC N/A

CHECKED BY
D. A. DiCENZO

APPROVED BY
N. A. HAUCK

DRAWING APPROVAL DATE
84-05-04

MICROCIRCUIT, DIGITAL, BIPOLAR, ADVANCED LOW-POWER SCHOTTKY TTL, TRANSPARENT LATCHES, MONOLITHIC SILICON

REVISION LEVEL	SIZE	CAGE CODE	
G	A	**14933**	**84012**

SHEET 1 OF 12

1. SCOPE

1.1 Scope. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A.

1.2 Part or Identifying Number (PIN). The complete PIN is as shown in the following example:



1.2.1 Device type(s). The device type(s) identify the circuit function as follows:

Device type	Generic number	Circuit function
01	54ALS573	Octal D-type transparent latch with three state outputs
02	54ALS580	Octal D-type transparent latch with inverted three state outputs

1.2.2 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	Terminals	Package style
R	GDIP1-T20 or CDIP2-T20	20	Dual-in-line
S	GDFP2-F20 or CDFP3-F20	20	Flat pack
2	CQCC1-N20	20	Square leadless chip carrier

1.2.3 Lead finish. The lead finish is as specified in MIL-PRF-38535, appendix A.

1.3 Absolute maximum ratings.

Supply voltage ..... -0.5 V dc to +7.0 V dc
Input voltage range ..... -1.2 V dc at -18 mA to +7.0 V dc
Storage temperature range ..... -65°C to +150°C
Maximum power dissipation (P_D) 1/:
  Device types 01 and 02 ..... 148.5 mW
Lead temperature (soldering, 10 seconds) ..... +300°C
Thermal resistance, junction-to-case (θ_{JC}):
  Cases R and S ..... See MIL-STD-1835
  Case 2 ..... 80°C/W
Junction temperature (T_J) ..... 175°C

1/ Maximum power dissipation is defined as V_{CC} x I_{CC}, and must withstand the added P_D due to short-circuit test; e.g., I_O.

1.4 Recommended operating conditions.

Supply voltage range (V_{CC}) ..... +4.5 V dc minimum to +5.5 V dc maximum
Minimum high level input voltage (V_{IH}) ..... 2.0 V dc
Maximum low level input voltage (V_{IL}) ..... 0.7 V dc
Case operating temperature range (T_C) ..... -55°C to +125°C
Input setup time $t_{(setup)}$:
  Device type 01 ..... 10 ns minimum
  Device type 02 ..... 20 ns minimum
Input hold time $t_{(hold)}$:
  Device type 01 ..... 7 ns minimum
  Device type 02 ..... 12 ns minimum
Input pulse width (t_p):
  Device type 01 ..... 25 ns minimum
  Device type 02 ..... 15 ns minimum

2. APPLICABLE DOCUMENTS

2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.
MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.
MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at http://assist.daps.dla.mil/quicksearch/ or http://assist.daps.dla.mil or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 Item requirements. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used.

3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herein.

3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.2 herein.

3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.

3.2.3 Truth tables. The truth tables shall be as specified on figure 2.

3.2.4 Logic diagrams. The logic diagrams shall be as specified on figure 3.

3.3 Electrical performance characteristics. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.

3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.

3.5 Marking. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked.

3.5.1 Certification/compliance mark. A compliance indicator “C” shall be marked on all non-JAN devices built in compliance to MIL-PRF-38535, appendix A. The compliance indicator “C” shall be replaced with a "Q" or "QML" certification mark in accordance with MIL-PRF-38535 to identify when the QML flow option is used.

3.6 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein.

3.7 Certificate of conformance. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 Notification of change. Notification of change to DSCC-VA shall be required for any change that affects this drawing.

3.9 Verification and review. DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

TABLE I. Electrical performance characteristics. 1/

Test	Symbol	Conditions $-55°C \le T_C \le +125°C$ unless otherwise specified	Group A subgroups	Device type	Limits		Unit
					Min	Max	
High level output voltage	V_{OH}	V_{CC} = 4.5 V, I_{OH} = -1.0 mA, V_{IN} = 0.7 V or 2.0 V,	1, 2, 3	All	2.4		V
Low level output voltage	V_{OL}	V_{CC} = 4.5 V, I_{OL} = 12 mA, V_{IN} = 0.7 or 2.0 V	1, 2, 3	All		0.4	V
Input clamp voltage	V_{IC}	V_{CC} = 4.5 V, I_{IN} = -18 mA, T_C = +25°C	1, 2, 3	All		-1.5	V
Low level input current	I_{IL}	V_{CC} = 5.5 V, V_{IL} = 0.4 V	1, 2, 3	All		-200	µA
High level input current	I_{IH1}	V_{CC} = 5.5 V, V_{IH} = 2.7 V	1, 2, 3	All		20	µA
	I_{IH2}	V_{CC} = 5.5 V, V_{IH} = 7.0 V				110	
Output current	I_O	V_{CC} = 5.5 V, V_{OH} = 2.25 V 1/	1, 2, 3	01	-15	-112	mA
Output current, high level, outputs OFF	I_{OZH}	V_{CC} = 5.5 V, V_{OH} = 2.7 V	1, 2, 3	All		20	µA
Output current, low level, outputs OFF	I_{OZL}	V_{CC} = 5.5 V, V_{OH} = 0.4 V	1, 2, 3	All		-20	µA
Supply current, outputs high	I_{CCH}	V_{CC} = 5.5 V, V_{IN} = 4.5 V	1, 2, 3	01		19	mA
		V_{CC} = 5.5 V, V_{IN} = 0 V		02		17	
Supply current, outputs low	I_{CCL}	V_{CC} = 5.5 V, V_{IN} = 0 V	1, 2, 3	01		26	mA
		V_{CC} = 5.5 V, V_{IN} = 4.5 V		02		26	
Supply current, outputs disabled	I_{CCZ}	V_{CC} = 5.5 V, V_{OC} = Open	1, 2, 3	01		27	mA
				02		29	

See footnotes at end of table.

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions $-55°C \le T_C \le +125°C$ unless otherwise specified	Group A subgroups	Device type	Limits		Unit
					Min	Max	
Propagation delay time, enable to output	t_{PLH1}	V_{CC} = 5.0 V, C_L = 50 pF ± 10%, R_L = 500 Ω	9, 10, 11	01		33	ns
				02		31	
	t_{PHL1}			01		24	
				02		22	
Propagation delay time, data to output	t_{PLH2}	V_{CC} = 5.0 V, C_L = 50 pF ± 10%, R_L = 500 Ω	9, 10, 11	01		20	ns
				02		29	
	t_{PHL2}			01		19	
				02		15	
Output control ON to high level output	t_{PZH}		9, 10, 11	01		28	ns
				02		25	
Output control ON to low level output	t_{PZL}		9, 10, 11	All		21	ns
High level output to output control OFF	t_{PHZ}		9, 10, 11	01		20	ns
				02		12	
Low level output to output control OFF	t_{PLZ}		9, 10, 11	01		26	ns
				02		29	

1/ The output conditions have been chosen to produce a current that closely approximates one half of the true short circuit output current, I_{OS}.

Device types	01		02	
Case outlines	R, S	2	R, S	2
Terminal number	Terminal symbols			
1	$\overline{OC}$	$\overline{OC}$	$\overline{OC}$	$\overline{OC}$
2	1D	1D	1D	1D
3	2D	2D	2D	2D
4	3D	3D	3D	3D
5	4D	4D	4D	4D
6	5D	5D	5D	5D
7	6D	6D	6D	6D
8	7D	7D	7D	7D
9	8D	8D	8D	8D
10	GND	GND	GND	GND
11	ENABLE C	ENABLE C	ENABLE C	ENABLE C
12	8Q	8Q	$8\overline{Q}$	$8\overline{Q}$
13	7Q	7Q	$7\overline{Q}$	$7\overline{Q}$
14	6Q	6Q	$6\overline{Q}$	$6\overline{Q}$
15	5Q	5Q	$5\overline{Q}$	$5\overline{Q}$
16	4Q	4Q	$4\overline{Q}$	$4\overline{Q}$
17	3Q	3Q	$3\overline{Q}$	$3\overline{Q}$
18	2Q	2Q	$2\overline{Q}$	$2\overline{Q}$
19	1Q	1Q	$1\overline{Q}$	$1\overline{Q}$
20	V_{CC}	V_{CC}	V_{CC}	V_{CC}

FIGURE 1. Terminal connections.

Device type 01

Output control	Enable	Data	Output
$\overline{OC}$	ENABLE C	D	Q
H	X	X	Z
L	L	X	Q_0
L	H	L	L
L	H	H	H

H = High level
L = Low level
X = Irrelevant
Q_0 = The level of Q before the indicated steady-state input conditions were established
Z = High impedance state

Device type 02

Output control	Enable	Data	Output
$\overline{OC}$	ENABLE C	D	$\overline{Q}$
H	X	X	Z
L	L	X	$\overline{Q}_0$
L	H	L	H
L	H	H	L

H = High level
L = Low level
X = Irrelevant
$\overline{Q}_0$ = The level of $\overline{Q}$ before the indicated steady-state input conditions were established
Z = High impedance state

FIGURE 2. Truth tables.

DEVICE TYPE 01



FIGURE 3. Logic diagrams.

DEVICE TYPE 02



FIGURE 3. Logic diagrams - Continued.

4. VERIFICATION

4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 Screening. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:

a. Burn-in test, method 1015 of MIL-STD-883.

(1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.

(2) T_A = +125°C, minimum.

b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

4.3.1 Group A inspection.

a. Tests shall be as specified in table II herein.

b. Subgroups 4, 5, 6, and 8 in table I, method 5005 of MIL-STD-883 shall be omitted.

c. Subgroups 7 shall include verification of the truth table.

4.3.2 Groups C and D inspections.

a. End-point electrical parameters shall be as specified in table II herein.

b. Steady-state life test conditions, method 1005 of MIL-STD-883.

(1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.

(2) T_A = +125°C, minimum.

(3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

TABLE II. Electrical test requirements.

MIL-STD-883 test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)
Interim electrical parameters (method 5004)	---
Final electrical test parameters (method 5004)	1*, 2, 3, 9
Group A test requirements (method 5005)	1, 2, 3, 7, 9, 10**, 11**
Groups C and D end-point electrical parameters (method 5005)	1, 2, 3

* PDA applies to subgroup 1.
** Subgroups 10 and 11, if not tested, shall be guaranteed to the specified limits in table I.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535, appendix A.

6. NOTES

6.1 Intended use. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.2 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

6.3 Configuration control of SMD's. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.4 Record of users. Military and industrial users shall inform Defense Supply Center Columbus (DSCC) when a system application requires configuration control and the applicable SMD. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.

6.5 Comments. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0547.

6.6 Approved sources of supply. Approved sources of supply are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 05-07-19

Approved sources of supply for SMD 84012 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DSCC maintains an online database of all current sources of supply at http://www.dscc.dla.mil/Programs/Smcr/.

Standard microcircuit drawing PIN 1/	Vendor CAGE number	Vendor similar PIN 2/	Reference military specification PIN
8401201RA	01295	SNJ54ALS573CJ	M38510/38201BRA
	3/	54ALS573J/883	
	3/	54ALS573A/BRAJC	
8401201SA	01295	SNJ54ALS573CW	M38510/38201BSA
	3/	54ALS573A/BSAJC	
84012012A	01295	SNJ54ALS573CFK	M38510/38201B2A
	3/	54ALS573A/B2AJC	
8401202RA	01295	SNJ54ALS580BJ	M38510/38202BRA
	3/	54ALS580J/883	
8401202SA	01295	SNJ54ALS580BW	M38510/38202BSA
84012022A	01295	SNJ54ALS580BFK	M38510/38202B2A

1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
3/ Not available from an approved source of supply.

Vendor CAGE number	Vendor name and address
01295	Texas Instruments, Inc. Semiconductor Group 8505 Forest Ln. P.O. Box 660199 Dallas, TX 75243 Point of contact: U.S. Highway 75 South P.O. Box 84, M/S 853 Sherman, TX 75090-9493