REVISIONS			
LTR	DESCRIPTION	DATE (YR-MO-DA)	APPROVED
E	Delete vendors CAGE 343255 and 07263. Move V_{IH} and V_{IL} from table I to paragraph 1.4. Table I, t_{PHZ} (C_L = 5 pF, sub. 9 change from 18 ns to 25 ns. (10, 11) from 25 ns to 35 ns. Case "S" inactive for new design. (Device 01 inactive for new design.) Revise to military drawing format. Change CAGE identification to 67268.	87-09-29	R. P. Evans
F	Update to reflect latest changes in format and requirements. Editorial changes throughout. --les	04-07-19	Raymond Monnin
G	Update to reflect latest changes in format and requirements. Correct paragraph in 3.5. Editorial changes throughout. –les	05-08-01	Raymond Monnin

THE ORIGINAL FIRST PAGE OF THIS DRAWING HAS BEEN REPLACED.

CURRENT CAGE CODE 67268

REV																			
SHEET																			
REV																			
SHEET																			
REV STATUS				REV			G	G	G	G	G	G	G	G	G				
OF SHEETS				SHEET			1	2	3	4	5	6	7	8	9				

PMIC N/A	PREPARED BY Monica L. Grosel	**DEFENSE SUPPLY CENTER COLUMBUS** **COLUMBUS, OHIO 43218-3990** **http://www.dscc.dla.mil**
STANDARD MICROCIRCUIT DRAWING THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE	CHECKED BY D. A. DiCenzo	
	APPROVED BY R. P. Evans	MICROCIRCUIT, DIGITAL, BIPOLAR, LOW-POWER SCHOTTKY TTL, OCTAL BUFFER, DRIVER/RECEIVER, MONOLITHIC SILICON
	DRAWING APPROVAL DATE 77-12-29	
AMSC N/A	REVISION LEVEL **G**	SIZE A / CAGE CODE **14933** / **77057**
		SHEET 1 OF 9

1. SCOPE

1.1 Scope. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A.

1.2 Part or Identifying Number (PIN). The complete PIN is as shown in the following example:

77057	01	R	X
Drawing number	Device type (see 1.2.1)	Case outline (see 1.2.2)	Lead finish (see 1.2.3)

1.2.1 Device type. The device type identify the circuit function as follows:

Device type	Generic number	Circuit function
01	54LS244	Octal buffer, driver/receiver

1.2.2 Case outlines. The case outlines are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	Terminals	Package style
R	GDIP1-T20 or CDIP2-T20	20	dual-in-line
S	GDFP2-F20 or CDFP3-F20	20	flat

1.2.3 Lead finish. The lead finish is as specified in MIL-PRF-38535, appendix A.

1.3 Absolute maximum ratings.

Supply voltage range	-0.5 V dc to 7.0 V dc
Dc input voltage range	-1.5 V dc at –18 mA to +5.5 V dc
Maximum power dissipation (P_D) per device 1/	+300 mW
Storage temperature	-65°C to +150°C
Lead temperature (soldering, 10 seconds)	+300°C
Junction temperature (T_J)	+175°C
Thermal resistance, junction-to-case (θ_{JC}):	
Cases R and S	See MIL-STD-1835

1.4 Recommended operating conditions.

Supply voltage (V_{CC})	4.5 V dc minimim to 5.5 V dc maximum
Minimum high-level voltage (V_{IH})	2.0 V dc
Maximum low-level input voltage (V_{IL})	0.7 Vdc
High level output current (I_{OH})	-12 mA maximum
Low level output current (I_{OL})	12 mA maximum
Case operating temperature range (T_C)	-55°C to +125°C

1/ Maximum power dissipation is defined as V_{CC} x I_{CC}, and must withstand the added P_D due to short-circuit test; e.g., I_{OS}.

2. APPLICABLE DOCUMENTS

2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.
MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.
MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at http://assist.daps.dla.mil/quicksearch/ or http://assist.daps.dla.mil or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 Item requirements. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used.

3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herein.

3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.2 herein.

3.2.2 Terminal connections and logic diagrams. The terminal connections and logic diagrams shall be as specified on figure 1.

3.2.3 Truth table. The truth table shall be as specified on figure 2.

3.3 Electrical performance characteristics. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.

3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.

3.5 Marking. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked.

3.5.1 Certification/compliance mark. A compliance indicator “C” shall be marked on all non-JAN devices built in compliance to MIL-PRF-38535, appendix A. The compliance indicator “C” shall be replaced with a "Q" or "QML" certification mark in accordance with MIL-PRF-38535 to identify when the QML flow option is used.

3.6 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein.

3.7 Certificate of conformance. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 Notification of change. Notification of change to DSCC-VA shall be required for any change that affects this drawing.

3.9 Verification and review. DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

TABLE I. Electrical performance characteristics.

Test	Symbol	Conditions $-55°C \le T_C \le +125°C$ unless otherwise specified		Group A subgroups	Device type	Limits		Unit
						Min	Max	
High level output voltage	V_{OH1}	V_{CC} = 4.5 V, V_{IH} = 2.0 V, I_{OH} = -3.0 mA, V_{IL} = 0.7 V		1, 2, 3	All		2.4	V
	V_{OH2}	V_{CC} = 4.5 V, V_{IH} = 2.0 V, I_{OH} = -12.0 mA, V_{IL} = 0.5 V					2.0	
Low level output voltage	V_{OL}	V_{CC} = 4.5 V, V_{IH} = 2.0 V, I_{OL} = 12.0 mA, V_{IL} = 0.7V		1, 2, 3	All		0.4	V
Input clamp voltage	V_{IC}	V_{CC} = 4.5 V, I_{IN} = -18 mA		1	All		-1.5	V
Off-state output current	I_{OZH}	V_{CC} = 5.5 V, V_{IH} = 2.0 V, V_{OH} = 2.7 V, V_{IL} = 0.7 V		1, 2, 3	All		20	µA
	I_{OZL}	V_{CC} = 5.5 V, V_{IH} = 2.0 V, V_{OL} = 0.4 V, V_{IL} = 0.5 V					-20	
Input current at maximum input voltage	I_I	V_{CC} = 5.5 V, V_{IN} = 7.0 V		1, 2, 3	All		0.1	mA
High level input current	I_{IH}	V_{CC} = 5.5 V, V_{IH} = 2.7 V		1, 2, 3	All		20	µA
Low level input current	I_{IL}	V_{CC} = 5.5 V, V_{IL} = 0.4 V		1, 2, 3	All		-200	µA
Short-circuit output current	I_{OS}	V_{CC} = 5.5 V, V_{OUT} = 0.0 V 1/		1, 2, 3	All	-40	-225	mA
Supply current	I_{CC}	V_{CC} = 5.5 V	Outputs high	1, 2, 3	All		27	mA
			Outputs low				46	
			All outputs disabled				54	
Functional Tests		See 4.3.1c		7	All			

See footnotes at end of table.

TABLE I. Electrical performance characteristics – Continued.

Test	Symbol	Conditions $-55°C \le T_C \le +125°C$ unless otherwise specified		Group A subgroups	Device type	Limits		Unit
						Min	Max	
Propagation delay times, $\overline{A}$ to Y	t_{PHL}	V_{CC} = 5.0 V 2/	R_L = 667Ω ±5%	9	All		18	ns
			C_L = 45 pF ±10%	10, 11			25	
			R_L = 110Ω ±5%	9	All		23	ns
			C_L = 50 pF ±10%	10, 11			35	
	t_{PLH}		R_L = 667Ω ±5%	9	All		18	ns
			C_L = 45 pF ±10%	10, 11			25	
			R_L = 110Ω ±5%	9	All		23	ns
			C_L = 50 pF ±10%	10, 11			32	
Output enable time	t_{PZH}		R_L = 667Ω ±5%	9	All		23	ns
			C_L = 45 pF ±10%	10, 11			32	
			R_L = 110Ω ±5%	9	All		28	ns
			C_L = 50 pF ±10%	10, 11			42	
	t_{PZL}		R_L = 667Ω ±5%	9	All		30	ns
			C_L = 45 pF ±10%	10, 11			42	
			R_L = 110Ω ±5%	9	All		35	ns
			C_L = 50 pF ±10%	10, 11			53	
Output disable time	t_{PHZ}		R_L = 667Ω ±5%	9	All		25	ns
			C_L = 5 pF ±10%	10, 11			35	
			R_L = 110Ω ±5%	9	All		35	ns
			C_L = 50 pF ±10%	10, 11			45	
	t_{PLZ}		R_L = 667Ω ±5%	9	All		25	ns
			C_L = 5 pF ±10%	10, 11			35	
			R_L = 110Ω ±5%	9	All		30	ns
			C_L = 50 pF ±10%	10, 11			45	

1/ Not more than one output should be shorted at a time, and the duration of the short circuit condition should not exceed one second.
2/ Propagation delay time testing may be performed using either C_L = 5 pF, C_L = 45 pF, or C_L = 50 pF. However, the manufacturer must certify and guarantee that the microcircuits meet the switching test limits specified for a 50 pF load.

CASES R AND S



TOP VIEW

FIGURE 1. Terminal connections and logic diagram.

Inputs		Output
$\overline{G}$	A	Y
L	L	L
L	H	H
H	X	Z

H = High voltage level
L = Low voltage level
X = Don't care
Z = High impedance

FIGURE 2. Truth table.

4. VERIFICATION

4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 Screening. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:

a. Burn-in test, method 1015 of MIL-STD-883.

(1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.

(2) T_A = +125°C, minimum.

b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

TABLE II. Electrical test requirements.

MIL-STD-883 test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)
Interim electrical parameters (method 5004)	- - -
Final electrical test parameters (method 5004)	1*, 2, 3, 9
Group A test requirements (method 5005)	1, 2, 3, 7, 9, 10**, 11**
Groups C and D end-point electrical parameters (method 5005)	1, 2, 3

* PDA applies to subgroup 1.
** Subgroups 10 and 11, if not tested, shall be guaranteed to the specified limits in table I.

4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

4.3.1 Group A inspection.

a. Tests shall be as specified in table II herein.

b. Subgroups 4, 5, 6, and 8 in table I, method 5005 of MIL-STD-883 shall be omitted.

c. Subgroup 7 shall include verification of the truth table.

4.3.2 Groups C and D inspections.

a. End-point electrical parameters shall be as specified in table II herein.

b. Steady-state life test conditions, method 1005 of MIL-STD-883.

(1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.

(2) T_A = +125°C, minimum.

(3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535, appendix A.

6. NOTES

6.1 Intended use. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.2 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

6.3 Configuration control of SMD's. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.4 Record of users. Military and industrial users shall inform Defense Supply Center Columbus (DSCC) when a system application requires configuration control and the applicable SMD. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.

6.5 Comments. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0547.

6.6 Approved sources of supply. Approved sources of supply are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 05-08-01

Approved sources of supply for SMD 77057 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DSCC maintains an online database of all current sources of supply at http://www.dscc.dla.mil/Programs/Smcr/.

Standard microcircuit drawing PIN 1/	Vendor CAGE number	Vendor similar PIN 2/	Reference military specification PIN
7705701RA	01295 58625 3/ 3/	SNJ54LS244J SL54LS244/BRA 54LS244/BRAJC 54LS244/BRA	M38510/32403BRA
7705701SA	01295 58625 3/ 3/	SNJ54LS244W SL54LS244/BSA 54LS244/BSAJC 54LS244/BSA	M38510/32403BSA

1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
3/ Not available from an approved source of supply.

Vendor CAGE number	Vendor name and address
01295	Texas Instruments, Inc. Semiconductor Group 8505 Forest Ln. PO Box 660199 Dallas, Tx 75243 POC U.S. Highway 75 South P.O. Box 84, M/S 853 Sherman, TX 75090-9493
58625	Lansdale Semiconductor Inc. 2929 South 48th St. Tempe, AZ 85282

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.