

REVISIONS

LTR	DESCRIPTION	DATE (YR-MO-DA)	APPROVED
A	Convert to SMD format. Editorial changes throughout. Redrawn	92-11-18	Monica L. Poelking
B	Add device type 02. Add CAGE 34371 as a source of supply. Technical changes in 1.3 and 1.4 and table I. Boilerplate update. Editorial changes throughout.	93-11-19	Monica L. Poelking
C	Changes IAW NOR 5962-R081-94 – Itg.	93-12-29	Monica I. Poelking
D	Update boilerplate to MIL-PRF-38535 requirements. – jak	01-01-24	Thomas M. Hess
E	Made change to paragraph 3.5. Update boilerplate to MIL-PRF-38535 requirements. – LTG	05-01-26	Thomas M. Hess
F	Update boilerplate paragraphs to the current MIL-PRF-38535 requirements. - LTG	11-03-24	David J. Corbett


CURRENT CAGE CODE 67268

REV																			
SHEET																			
REV	F																		
SHEET	15																		
REV STATUS OF SHEETS	REV	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
	SHEET	1	2	3	4	5	6	7	8	9	10	11	12	13	14				
PMIC N/A	PREPARED BY A. J. Foley	<p align="center">DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 http://www.dsc.dla.mil</p>																	
<p align="center">STANDARD MICROCIRCUIT DRAWING</p> <p>THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE</p> <p align="center">AMSC N/A</p>	CHECKED BY C. R. Jackson																		
	APPROVED BY Nelson A. Hauck	<p align="center">MICROCIRCUIT, DIGITAL, CMOS, STROBED HEX INVERTER/BUFFER, MONOLITHIC SILICON</p>																	
	DRAWING APPROVAL DATE 77-08-18																		
	REVISION LEVEL F	SIZE A	CAGE CODE 14933	77020															
		SHEET		1 OF 15															

1. SCOPE

1.1 Scope. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A.

1.2 Part or Identifying Number (PIN). The complete PIN is as shown in the following example:



1.2.1 Device type(s). The device type(s) identify the circuit function as follows:

<u>Device type</u>	<u>Generic number</u>	<u>Circuit function</u>
01	4502B	Strobed hex inverter/buffer
02	4502B	Strobed hex inverter/buffer

1.2.2 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:

<u>Outline letter</u>	<u>Descriptive designator</u>	<u>Terminals</u>	<u>Package style</u>
E	GDIP1-T16 or CDIP2-T16	16	Dual-in-line
F	GDFP2-F16 or CDFP3-F16	16	Flat pack

1.2.3 Lead finish. The lead finish is as specified in MIL-PRF-38535, appendix A.

1.3 Absolute maximum ratings. 1/

Supply voltage range (V_{DD}) (01) (voltage referenced to V_{SS})	-0.5 V dc to +18.0 V dc
Supply voltage range (V_{DD}) (02) (voltage referenced to V_{SS})	-0.5 V dc to +20.0 V dc
Input voltage range	-0.5 V dc to $V_{DD} + 0.5$ V dc
Storage temperature range (T_{STG})	-65°C to +150°C
Maximum power dissipation (P_D)	500 mW 2/
Lead temperature (soldering, 10 seconds)	+260°C
Thermal resistance, junction-to-case (θ_{JC})	See MIL-STD-1835
Junction temperature (T_J)	+175°C

1.4 Recommended operating conditions.

Supply voltage range (V_{DD}) (01)	+3.0 V dc to +15.0 V dc
Supply voltage range (V_{DD}) (02)	+3.0 V dc to +18.0 V dc
Minimum high level input voltage (V_{IH})	+3.5 V dc at $V_{DD} = 5.0$ V dc
Minimum low level input voltage (V_{IL})	+1.5 V dc at $V_{DD} = 5.0$ V dc
Case operating temperature range (T_C)	-55°C to +125°C

1/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

2/ For $T_A = +100^\circ\text{C}$, derate linearly at 12 mW/°C to 200 mW.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A	77020
	REVISION LEVEL F	SHEET 2

2. APPLICABLE DOCUMENTS

2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.
MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.
MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at <https://assist.daps.dla.mil/quicksearch/> or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 Item requirements. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used.

3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herein.

3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.2 herein.

3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.

3.2.3 Truth table. The truth table shall be as specified on figure 2.

3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.

3.2.5 Switching waveforms. The switching waveforms shall be as specified on figure 4.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		77020
		REVISION LEVEL F	SHEET 3

3.3 Electrical performance characteristics. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.

3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.

3.5 Marking. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103 (see 6.6 herein).

3.5.1 Certification/compliance mark. A compliance indicator "C" shall be marked on all non-JAN devices built in compliance to MIL-PRF-38535, appendix A. The compliance indicator "C" shall be replaced with a "Q" or "QML" certification mark in accordance with MIL-PRF-38535 to identify when the QML flow option is used.

3.6 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein). The certificate of compliance submitted to DLA Land and Maritime -VA prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein.

3.7 Certificate of conformance. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 Notification of change. Notification of change to DLA Land and Maritime -VA shall be required for any change that affects this drawing.

3.9 Verification and review. DLA Land and Maritime, DLA Land and Maritime's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		77020
		REVISION LEVEL F	SHEET 4

TABLE I. Electrical performance characteristics.

Test	Symbol	Test conditions -55°C ≤ T _C ≤ +125°C unless otherwise specified		Device types	Group A subgroups	Limits		Unit
						Min	Max	
High-level output voltage	V _{OH}	V _{DD} = 5.0 V	V _{IN} = 0.0 V or V _{DD}	01	1, 2, 3	4.95		V
		V _{DD} = 10.0 V				9.95		
		V _{DD} = 15.0 V				14.95		
Low-level output voltage	V _{OL}	V _{DD} = 5.0 V	V _{IN} = V _{DD} or 0.0 V	01	1, 2, 3		0.05	V
		V _{DD} = 10.0 V					0.05	
		V _{DD} = 15.0 V					0.05	
Low-level input voltage	V _{IL} 1/	V _O = 4.5 V or 0.5 V	V _{DD} = 5.0 V	01	1, 2, 3		1.5	V
		V _O = 9.0 V or 1.0 V	V _{DD} = 10.0 V				3.0	
		V _O = 13.5 V or 1.5 V	V _{DD} = 15.0 V				4.0	
High-level input voltage	V _{IH} 1/	V _O = 4.5 V or 0.5 V	V _{DD} = 5.0 V	01	1, 2, 3	3.5		V
		V _O = 9.0 V or 1.0 V	V _{DD} = 10.0 V			7.0		
		V _O = 13.5 V or 1.5 V	V _{DD} = 15.0 V			11.0		
High-level output current	I _{OH}	V _{OH} = 2.5 V	V _{DD} = 5.0 V	01	1, 2, 3	-0.7		mA
		V _{OH} = 4.6 V	V _{DD} = 5.0 V			-0.14		
		V _{OH} = 9.5 V	V _{DD} = 10.0 V			-0.35		
		V _{OH} = 13.5 V	V _{DD} = 15.0 V			-1.1		
Low-level output current	I _{OL}	V _{OL} = 0.4 V	V _{DD} = 5.0 V	01	1, 2, 3	2.0		mA
		V _{OL} = 0.5 V	V _{DD} = 10.0 V			4.4		
		V _{OL} = 1.5 V	V _{DD} = 15.0 V			16.0		
Input current	I _{IN}	V _{DD} = 15 V		01	1, 2, 3		±1.0	μA
Three-state leakage current	I _{TL}	V _{DD} = 15 V		01	1, 2, 3		±3.0	μA
Input capacitance	C _{IN}	V _{IN} = 0.0 V, See 4.3.1c		01	4		7.5	pF
Quiescent current	I _{DD}	V _{DD} = 5.0 V		01	1, 2, 3		30.0	μA
		V _{DD} = 10.0 V					60.0	
		V _{DD} = 15.0 V					120.0	
Functional tests		See 4.3.1d		01	7, 8	L	H	
Propagation delay time, data to output	t _{PHL1}	C _L = 50 pF Min R _L = 200 kΩ 3/	V _{DD} = 5.0 V	01	9		270.0	ns
			V _{DD} = 10.0 V 2/				110.0	
			V _{DD} = 15.0 V 2/				80.0	
		C _L = 50 pF Min R _L = 200 kΩ 2/ 3/	V _{DD} = 5.0 V	01	10, 11		340.0	ns
			V _{DD} = 10.0 V				145.0	
			V _{DD} = 15.0 V				105.0	

See footnotes at end of table.

**STANDARD
MICROCIRCUIT DRAWING**
DLA LAND AND MARITIME
COLUMBUS, OHIO 43218-3990

SIZE
A

REVISION LEVEL
F

77020

SHEET
5

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Test conditions -55°C ≤ T _C ≤ +125°C unless otherwise specified		Device types	Group A subgroups	Limits		Unit
						Min	Max	
Propagation delay time, data or inhibit to output	t _{PLH1}	C _L = 50 pF Min R _L = 200 kΩ 3/	V _{DD} = 5.0 V	01	9		590.0	ns
			V _{DD} = 10.0 V 2/				260.0	
			V _{DD} = 15.0 V 2/				190.0	
		C _L = 50 pF Min R _L = 200 kΩ 2/ 3/	V _{DD} = 5.0 V	01	10, 11		740.0	ns
			V _{DD} = 10.0 V				340.0	
			V _{DD} = 15.0 V				245.0	
Propagation delay time, inhibit to output	t _{PHL2}	C _L = 50 pF Min R _L = 200 kΩ 3/	V _{DD} = 5.0 V	01	9		670.0	ns
			V _{DD} = 10.0 V 2/				290.0	
			V _{DD} = 15.0 V 2/				190.0	
		C _L = 50 pF Min R _L = 200 kΩ 2/ 3/	V _{DD} = 5.0 V	01	10, 11		840.0	ns
			V _{DD} = 10.0 V				375.0	
			V _{DD} = 15.0 V				245.0	
Transition time	t _{THL}	C _L = 50 pF Min R _L = 200 kΩ 3/	V _{DD} = 5.0 V	01	9		100.0	ns
			V _{DD} = 10.0 V 2/				50.0	
			V _{DD} = 15.0 V 2/				40.0	
		C _L = 50 pF Min R _L = 200 kΩ 2/ 3/	V _{DD} = 5.0 V	01	10, 11		150.0	ns
			V _{DD} = 10.0 V				75.0	
			V _{DD} = 15.0 V				60.0	
	t _{TLH}	C _L = 50 pF Min R _L = 200 kΩ 3/	V _{DD} = 5.0 V	01	9		200.0	ns
			V _{DD} = 10.0 V 2/				100.0	
			V _{DD} = 15.0 V 2/				80.0	
		C _L = 50 pF Min R _L = 200 kΩ 2/ 3/	V _{DD} = 5.0 V	01	10, 11		300.0	ns
			V _{DD} = 10.0 V				150.0	
			V _{DD} = 15.0 V				120.0	
Propagation delay time, output high to high impedance	t _{PHZ}	C _L = 50 pF Min R _L = 200 kΩ 3/	V _{DD} = 5.0 V	01	9		130.0	ns
			V _{DD} = 10.0 V 2/				60.0	
			V _{DD} = 15.0 V 2/				50.0	
		C _L = 50 pF Min R _L = 200 kΩ 2/ 3/	V _{DD} = 5.0 V	01	10, 11		165.0	ns
			V _{DD} = 10.0 V				80.0	
			V _{DD} = 15.0 V				65.0	
Propagation delay time, high impedance to output high	t _{PZH}	C _L = 50 pF Min R _L = 200 kΩ 3/	V _{DD} = 5.0 V	01	9		520.0	ns
			V _{DD} = 10.0 V 2/				210.0	
			V _{DD} = 15.0 V 2/				160.0	
		C _L = 50 pF Min R _L = 200 kΩ 2/ 3/	V _{DD} = 5.0 V	01	10, 11		650.0	ns
			V _{DD} = 10.0 V				275.0	
			V _{DD} = 15.0 V				210.0	

See footnotes at end of table.

**STANDARD
MICROCIRCUIT DRAWING**
DLA LAND AND MARITIME
COLUMBUS, OHIO 43218-3990

SIZE
A

REVISION LEVEL
F

77020

SHEET
6

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Test conditions -55°C ≤ T _C ≤ +125°C unless otherwise specified		Device types	Group A subgroups	Limits		Unit
						Min	Max	
Propagation delay time, output low to high impedance	t _{PLZ}	C _L = 50 pF Min R _L = 200 kΩ <u>3/</u>	V _{DD} = 5.0 V	01	9		300.0	ns
			V _{DD} = 10.0 V <u>2/</u>				140.0	
			V _{DD} = 15.0 V <u>2/</u>				110.0	
		C _L = 50 pF Min R _L = 200 kΩ <u>2/ 3/</u>	V _{DD} = 5.0 V	01	10, 11		375.0	ns
			V _{DD} = 10.0 V				180.0	
			V _{DD} = 15.0 V				145.0	
Propagation delay time, high impedance to output low	t _{PZL}	C _L = 50 pF Min R _L = 200 kΩ <u>3/</u>	V _{DD} = 5.0 V	01	9		320.0	ns
			V _{DD} = 10.0 V <u>2/</u>				130.0	
			V _{DD} = 15.0 V <u>2/</u>				100.0	
		C _L = 50 pF Min R _L = 200 kΩ <u>2/ 3/</u>	V _{DD} = 5.0 V	01	10, 11		400.0	ns
			V _{DD} = 10.0 V				170.0	
			V _{DD} = 15.0 V				130.0	
High-level output voltage	V _{OH}	V _{DD} = 5.0 V <u>2/</u> V _{DD} = 10.0 V <u>2/</u> V _{DD} = 15.0 V	V _{IN} = 0.0 V or V _{DD}	02	1, 2, 3	4.95		V
						9.95		
						14.95		
Low-level output voltage	V _{OL}	V _{DD} = 5.0 V <u>2/</u> V _{DD} = 10.0 V <u>2/</u> V _{DD} = 15.0 V	V _{IN} = V _{DD} or 0.0 V	02	1, 2, 3		0.05	V
							0.05	
							0.05	
Low-level input voltage	V _{IL} <u>1/</u>	V _O = 4.5 V or 0.5 V V _O = 9.0 V or 1.0 V V _O = 13.5 V or 1.5 V	V _{DD} = 5.0 V	02	1, 2, 3		1.5	V
			V _{DD} = 10.0 V				3.0	
			V _{DD} = 15.0 V				4.0	
High-level input voltage	V _{IH} <u>1/</u>	V _O = 4.5 V or 0.5 V V _O = 9.0 V or 1.0 V V _O = 13.5 V or 1.5 V	V _{DD} = 5.0 V	02	1, 2, 3	3.5		V
			V _{DD} = 10.0 V				7.0	
			V _{DD} = 15.0 V				11.0	
High-level output current	I _{OH} <u>4/</u>	V _{OH} = 2.5 V	V _{DD} = 5.0 V	02	1, 2, 3	-1.15		mA
		V _{OH} = 4.6 V	V _{DD} = 5.0 V			-0.36		
		V _{OH} = 9.5 V	V _{DD} = 10.0 V			-0.90		
		V _{OH} = 13.5 V	V _{DD} = 15.0 V			-2.4		
Low-level output current	I _{OL} <u>4/</u>	V _{OL} = 0.4 V	V _{DD} = 5.0 V	02	1, 2, 3	2.16		mA
		V _{OL} = 0.5 V	V _{DD} = 10.0 V			5.4		
		V _{OL} = 1.5 V	V _{DD} = 15.0 V			14.4		
Input current	I _{IN}	V _{DD} = 20.0 V <u>5/</u>		02	1, 2, 3		±1.0	μA
Three-state leakage current	I _{TL}	V _{DD} = 20.0 V <u>5/</u>		02	1, 2, 3		±12.0	μA
Input capacitance	C _N	V _{IN} = 0.0 V, See 4.3.1c		02	4		7.5	pF

See footnotes at end of table.

**STANDARD
MICROCIRCUIT DRAWING**
DLA LAND AND MARITIME
COLUMBUS, OHIO 43218-3990

SIZE
A

REVISION LEVEL
F

77020

SHEET
7

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Test conditions -55°C ≤ T _C ≤ +125°C unless otherwise specified		Device types	Group A subgroups	Limits		Unit
						Min	Max	
Quiescent current	I _{DD}	V _{DD} = 5.0 V <u>2/</u>		02	1, 2, 3		30.0	μA
		V _{DD} = 10.0 V <u>2/</u>					60.0	
		V _{DD} = 15.0 V <u>2/</u>					120.0	
		V _{DD} = 20.0 V <u>5/</u>					600.0	
Functional tests		See 4.3.1d		02	7, 8	L	H	
Propagation delay time, data to output	t _{PHL1}	C _L = 50 pF Min R _L = 200 kΩ <u>3/</u>	V _{DD} = 5.0 V	02	9		270.0	ns
			V _{DD} = 10.0 V <u>2/</u>				120.0	
			V _{DD} = 15.0 V <u>2/</u>				80.0	
		C _L = 50 pF Min R _L = 200 kΩ <u>2/ 3/</u>	V _{DD} = 5.0 V	02	10, 11		340.0	ns
			V _{DD} = 10.0 V				150.0	
			V _{DD} = 15.0 V				105.0	
Propagation delay time, data or inhibit to output	t _{PLH1}	C _L = 50 pF Min R _L = 200 kΩ <u>3/</u>	V _{DD} = 5.0 V	02	9		380.0	ns
			V _{DD} = 10.0 V <u>2/</u>				180.0	
			V _{DD} = 15.0 V <u>2/</u>				130.0	
		C _L = 50 pF Min R _L = 200 kΩ <u>2/ 3/</u>	V _{DD} = 5.0 V	02	10, 11		570.0	ns
			V _{DD} = 10.0 V				270.0	
			V _{DD} = 15.0 V				195.0	
Transition time	t _{THL}	C _L = 50 pF Min R _L = 200 kΩ <u>3/</u>	V _{DD} = 5.0 V	02	9		120.0	ns
			V _{DD} = 10.0 V <u>2/</u>				60.0	
			V _{DD} = 15.0 V <u>2/</u>				40.0	
		C _L = 50 pF Min R _L = 200 kΩ <u>2/ 3/</u>	V _{DD} = 5.0 V	02	10, 11		180.0	ns
			V _{DD} = 10.0 V				90.0	
			V _{DD} = 15.0 V				60.0	
	t _{TLH}	C _L = 50 pF Min R _L = 200 kΩ <u>3/</u>	V _{DD} = 5.0 V	02	9		200.0	ns
			V _{DD} = 10.0 V <u>2/</u>				100.0	
			V _{DD} = 15.0 V <u>2/</u>				80.0	
		C _L = 50 pF Min R _L = 200 kΩ <u>2/ 3/</u>	V _{DD} = 5.0 V	02	10, 11		300.0	ns
V _{DD} = 10.0 V			150.0					
V _{DD} = 15.0 V			120.0					
Propagation delay time, output high to high impedance	t _{PHZ}	C _L = 50 pF Min R _L = 1 kΩ <u>3/</u>	V _{DD} = 5.0 V	02	9		120.0	ns
			V _{DD} = 10.0 V <u>2/</u>				80.0	
			V _{DD} = 15.0 V <u>2/</u>				60.0	
		C _L = 50 pF Min R _L = 1 kΩ <u>2/ 3/</u>	V _{DD} = 5.0 V	02	10, 11		180.0	ns
			V _{DD} = 10.0 V				120.0	
			V _{DD} = 15.0 V				90.0	

See footnotes at end of table.

**STANDARD
MICROCIRCUIT DRAWING**
DLA LAND AND MARITIME
COLUMBUS, OHIO 43218-3990

SIZE
A

REVISION LEVEL
F

77020

SHEET
8

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Test conditions -55°C ≤ T _C ≤ +125°C unless otherwise specified		Device types	Group A subgroups	Limits		Unit
						Min	Max	
Propagation delay time, high impedance to output high	t _{PZH}	C _L = 50 pF Min R _L = 1 kΩ 3/	V _{DD} = 5.0 V	02	9		220.0	ns
			V _{DD} = 10.0 V 2/				100.0	
			V _{DD} = 15.0 V 2/				80.0	
		C _L = 50 pF Min R _L = 1 kΩ 2/ 3/	V _{DD} = 5.0 V	02	10, 11		330.0	ns
			V _{DD} = 10.0 V				150.0	
			V _{DD} = 15.0 V				120.0	
Propagation delay time, output low to high impedance	t _{PLZ}	C _L = 50 pF Min R _L = 1 kΩ 3/	V _{DD} = 5.0 V	02	9		250.0	ns
			V _{DD} = 10.0 V 2/				130.0	
			V _{DD} = 15.0 V 2/				110.0	
		C _L = 50 pF Min R _L = 1 kΩ 2/ 3/	V _{DD} = 5.0 V	02	10, 11		375.0	ns
			V _{DD} = 10.0 V				195.0	
			V _{DD} = 15.0 V				165.0	
Propagation delay time, high impedance to output low	t _{PZL}	C _L = 50 pF Min R _L = 1 kΩ 3/	V _{DD} = 5.0 V	02	9		250.0	ns
			V _{DD} = 10.0 V 2/				110.0	
			V _{DD} = 15.0 V 2/				80.0	
		C _L = 50 pF Min R _L = 1 kΩ 2/ 3/	V _{DD} = 5.0 V	02	10, 11		375.0	ns
			V _{DD} = 10.0 V				165.0	
			V _{DD} = 15.0 V				120.0	

1/ V_{IH} and V_{IL} tests are not required if applied as forcing functions for the V_{OH} and V_{OL} tests.

2/ This condition is guaranteed, if not tested, to the specification limits in table I.

3/ See figure 4 for switching time waveforms.

4/ Subgroups 2 and 3 may be guaranteed, if not tested, to the specification limits in table I.

5/ At -55°C test is performed with V_{DD} = 18 V.

**STANDARD
MICROCIRCUIT DRAWING**
DLA LAND AND MARITIME
COLUMBUS, OHIO 43218-3990

SIZE
A

77020

REVISION LEVEL
F

SHEET
9

Device type	All
Case outlines	E, F
Terminal number	Terminal symbol
1	D3
2	Q3
3	D1
4	DIS
5	Q1
6	D2
7	Q2
8	V _{SS}
9	Q4
10	D4
11	Q5
12	INH
13	D5
14	Q6
15	D6
16	V _{DD}

FIGURE 1. Terminal connections.

Device types 01 and 02

Dn	Inhibit	Disable	Qn
L	L	L	H
H	L	L	L
X	H	L	L
X	X	H	Z

H = High voltage level


L = Low voltage level

X = Irrelevant

Z = High impedance

FIGURE 2. Truth table.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		77020
		REVISION LEVEL F	SHEET 10



V_{DD} = PIN 16

V_{SS} = PIN 8

FIGURE 3. Logic diagram.


**STANDARD
MICROCIRCUIT DRAWING**
DLA LAND AND MARITIME
COLUMBUS, OHIO 43218-3990

SIZE
A

77020

REVISION LEVEL
F

SHEET
11



DYNAMIC TEST WAVEFORMS – Device type 01


Input pulse
 $V_{GEN} = V_{DD} \pm 1.0\%$
 $t_{PH} = 1.0 \pm 1.0 \mu s$
 $t_r = t_f = 20 \pm 2.0 ns$
 $PRR = 200 kHz$

DYNAMIC TEST WAVEFORMS – Device type 02

Input pulse
 $V_{GEN} = V_{DD}$
 $t_r = t_f = 20 ns$
 $PRR = 200 kHz$

FIGURE 4. Switching waveforms.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		77020
		REVISION LEVEL F	SHEET 12



DYNAMIC TEST WAVEFORMS – Device type 01

Input pulse
 $V_{GEN} = V_{DD} \pm 1.0\%$
 $t_{PH} = 1.0 \pm 1.0 \mu s$
 $t_r = t_f = 20 \pm 2.0$ ns
 PRR = 200 kHz

DYNAMIC TEST WAVEFORMS – Device type 02

Input pulse
 $V_{GEN} = V_{DD}$
 $t_r = t_f = 20$ ns
 PRR = 200 kHz

FIGURE 4. Switching waveforms – Continued.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		77020
		REVISION LEVEL F	SHEET 13

4. VERIFICATION

4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 Screening. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:

a. Burn-in test, method 1015 of MIL-STD-883.

(1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.

(2) $T_A = +125^\circ\text{C}$, minimum.

b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

TABLE II. Electrical test requirements.

MIL-STD-883 test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)
Interim electrical parameters (method 5004)	----
Final electrical test parameters (method 5004)	1, 2, 3, 7, 9 <u>1/</u>
Group A test requirements (method 5005)	1, 2, 3, 4, 7, 8, 9, 10, 11 <u>2/</u>
Groups C and D end-point electrical parameters (method 5005)	1, 2, 3

1/ PDA applies to subgroup 1.

2/ Subgroups 10 and 11, if not tested, shall be guaranteed to the specified limits in table I.

4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

4.3.1 Group A inspection.

a. Tests shall be as specified in table II herein.

b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.

c. Subgroup 4 (C_{IN} measurement) shall be measured only for the initial test and after process or design changes which may affect input capacitance. Capacitance shall be measured between the designated terminal and V_{SS} at a frequency of 1 MHz. Test all applicable pins on 5 devices with zero failures.

d. Subgroups 7 and 8 shall include verification of the truth table as specified on figure 2.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		77020
		REVISION LEVEL F	SHEET 14

4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}\text{C}$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535, appendix A.

6. NOTES

6.1 Intended use. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.2 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

6.3 Configuration control of SMD's. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.4 Record of users. Military and industrial users shall inform DLA Land and Maritime when a system application requires configuration control and the applicable SMD to that system. DLA Land and Maritime will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DLA Land and Maritime -VA, telephone (614) 692-0544.

6.5 Comments. Comments on this drawing should be directed to DLA Land and Maritime -VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0540.

6.6 Approved sources of supply. Approved sources of supply are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DLA Land and Maritime -VA.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		77020
		REVISION LEVEL F	SHEET 15

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 11-03-24

Approved sources of supply for SMD 5962-77020 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DLA Land and Maritime -VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DLA Land and Maritime maintains an online database of all current sources of supply at <http://www.dscc.dla.mil/Programs/Smcr/>.

Standard microcircuit drawing PIN <u>1/</u>	Vendor CAGE number	Vendor similar PIN <u>2/</u>
7702001EA	<u>3/</u>	14502B/BEAJC
7702001FA	<u>3/</u>	14502B/BFAJC
7702002EA	01295	CD4502BF3A

1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.

2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

3/ Not available from an approved source of supply.

Vendor CAGE number

01295

Vendor name and address

Texas Instruments Inc.
Semiconductor Group
8505 Forest Ln.
P.O. Box 660199
Dallas, TX 75243
Point of contact: U.S. Highway 75 South
P.O. Box 84, M/S 853
Sherman, TX 75090-9493

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.