								R	EVISIO	ONS										
LTR						DES	CRIPTI	ON						DATE	E (YR-MC	D-DA)		APPR	OVED	
A	Add requi	case o iremen	utline Y ts for se	and fo erial po	otnotes rt paran	to sec neters s	tion 1.2 section	.4. Add in table	d missir e I. – T	ng limits 'VN	s for tir	ning		02	2-01-24	ļ	Т	homas	M. He	SS
В	Add	device	type 02	2 LT	G									02	2-04-03	3	Т	homas	M. He	SS
С	Technical changes on sheet 8 for the following tests: Pulse duration, EXTCLK low x1 mode, change from 5.5 ns min to 6.0 ns min. Pulse duration, EXTCLK high x1 mode change from 5.5 ns min to 5.0 ns min. Correct ANSI information in paragraph 2.2 and remove paragraph 3.2.5 Radiation exposure circuit, on sheet 4 LTG									02-10-24			Т	Thomas M. Hess						
D	Upda	ate boil	erplate	to curre	ent MIL	-PRF-3	8535 re	equirem	ients	CFS				07	7-11-19)	Т	homas	M. He	SS
E	Upda	ate boil	erplate	to curre	ent MIL	-PRF-3	8535 re	equirem	ents	· PHN				18	3-09-11		Т	homas	M. He	SS
REV	F	F	F	F	F	F	F	F	F	F										
SHEET	35	36	37	38	39	40	41	42	43	44										
REV	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
SHEET	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34
				REV	,		F	F	F	F	F	F	F	F	F	F	F	F	F	F
OF SHEETS				SHE	ET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
		חח		PRE	PARED T CKED I	9 BY hanh V 3Y	. Nguye	en	1	-	1	CC		LAND BUS,		MAF D 432	RITIMI 218-39	E 990 la mil	L	I
MICRO		CUIT	-		Т	hanh V	. Nguye	en				<u>map</u>		- Itali	aunai	inariti		<u>u.m</u>		
DRA	WIN	G		APPI	ROVED T) BY homas	M. Hes	ss		міс	ROC	IRCU	IT, DI	GITAI	_, CM	OS, E	DIGIT	AL SIG	GNAL	
THIS DRAWIN FOR U DEPA	NG IS A SE BY RTMEN	VAILA ALL ITS	BLE	DRA	WING A	APPRC 01-1	VAL D	ATE		PRO	DCES	SSOR,	MON	IOLIT	HIC S	SILICO	NC			
	NCIES (NT OF I	of thi Defen	E ISE	REV	ISION L	EVEL				SIZE		CAGE 6	E CODE 7268	≣ }		59	962-	0053	39	
AM	SC N/A	L.				•				SHE	ET	1	0	F	44					

DSCC FORM 2233

APR 97 DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

1. SCOPE

1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device classes Q) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.

1.2 <u>PIN</u>. The PIN is as shown in the following example:



1.2.1 <u>RHA designator</u>. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.

1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number	Circuit function
01	320VC33	Digital signal processor
02	320VC33	Digital signal processor

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

Device class		Device requireme	ents documentation	
Q or V	Certification a	and qualification to	MIL-PRF-38535	
.2.4 Case outline(s).	The case outline(s) are as designat	ed in MIL-STD-183	5 and as follows:	
Outline letter	Descriptive designator Te	<u>rminals</u>	Package style	
X <u>1</u> / Y <u>2</u> /	See figure 1 See figure 1	164 164	Ceramic quad flat packa Ceramic quad flat packa	age age
.2.5 Lead finish. The	e lead finish is as specified in MIL-PF	RF-38535 for device	e classes Q and V.	
Case outline X is not Case outline Y was o Y for standardization	t available from an approved of supp originally designated as X. However purposes.	oly. , the manufacturer	has requested that the mar	king be changed to a
ST		SIZE A		5962-00539
DLA LAN COLUMBU	D AND MARITIME S, OHIO 43218-3990		REVISION LEVEL	SHEET 2

<u>1/</u> <u>2</u>/

1.3 Absolute maximum ratings. 3/

Suppl Suppl Input Outpu Contir Storag Lead Therm Juncti	ly voltage range (DV_{DD}) ly voltage range (CV_{DD}) voltage range (V_{IN}) ut voltage range (V_{OUT}) nuous power dissipation (P_D) ge temperature range (T_{STG}) temperature (soldering, 10 seconds) nal resistance, junction-to-case (θ_{JC}) ion temperature (T_J)	-0.3 V to +4.0 V -0.3 V to +2.4 V -1.0 V to +4.6 V -0.3 V to +4.6 V 500 mW <u>6</u> / -55°C to +150°C 250°C 1.82°C/W 125°C	<u>4</u> / <u>4</u> / <u>5</u> /	
1.4 <u>Recor</u> Supply Supply High le Low le Low le Case o Capac	$ \frac{4}{P} \frac{1}{8} $ y voltage range for the core CPU (CV _{DD}) y voltage range for the I/O pins (DV _{DD}) y ground (Vss) evel input voltage (V _I) evel input voltage (VL) evel output current (I _{OH}) evel output current (I _{OL}) operating temperature range (T _C) citive load per output pin (C _L).	+1.71 V to +1.89 V +3.14 V to +3.46 V 0.0 V 0.7 x DV _{DD} to DV _D -0.3 V to 0.3 x DV ₀ 4.0 mA maximum 4.0 mA maximum -55°C to +125°C 30 pF maximum	/ <u>9</u> / / <u>10</u> / _D + 0.3 V	<u>5</u> /

3/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

- 4/ All voltage values are with respect to Vss.
- $\overline{5}$ / Absolute dc input level should not exceed the DV_{DD} or V_{SS} supply rails by more than 0.3 V. An instantaneous low current pulse of < 2 ns, < 10 mA, and < 1 V amplitude is permissable.
- <u>6</u>/ Actual operating power is much lower. This value was obtained under specially produced worst-case test conditions for the device, which are not sustained during normal device operation. These conditions consist of continuous parallel writes of a checkerboard pattern to the external data and address buses at the maximum possible rate with a capacitive load of 30 pF. See normal (I_{DD}) current specification in table I herein.
- $\underline{7}$ / All inputs and I/O pins are configured as inputs.
- 8/ All inputs and I/O pins use a Schmidt hysteresis inputs except SHZ and D0 D31. Hysteresis is approximately 10% of DV_{DD} and is centered at 0.5 x DV_{DD}.
- $\underline{9}$ / CV_{DD} should not exceed DV_{DD} by more than 0.7 V. (Use a Schottky clamp diode between these supplies.)
- <u>10</u>/ DV_{DD} should not exceed CV_{DD} by more than 2.5 V.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-00539
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		F	3

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883	-	Test Method Standard Microcircuits.
MIL-STD-1835	-	Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103	-	List of Standard Microcircuit Drawings.
MIL-HDBK-780	-	Standard Microcircuit Drawings.

(Copies of these documents are available online at https://quicksearch.dla.mil/.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V.

3.2.1 <u>Case outlines</u>. The case outlines shall be in accordance with 1.2.4 and figure 1 herein.

3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 2.

3.2.3 Functional block diagram. The functional block diagram shall be as specified on figure 3.

3.2.4 <u>Test circuit and timing waveforms</u>. The test circuit and timing waveforms shall be as specified on figure 4.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-00539
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		F	4

3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.

3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535.

3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535.

3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). The certificate of compliance submitted to DLA Land and Maritime-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 shall be provided with each lot of microcircuits delivered to this drawing.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-00539
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		F	5

	-	TABLE I. Electrical performance cha	racteristics.				
Test Symbol		Conditions <u>1</u> / -55°C \leq T _C \leq +125°C +3.14 V \leq DV _{DD} \leq +3.46 V	Group A subgroups	Device type	Lin	Unit	
		+1.71 V \leq CV _{DD} \leq +1.89 V unless otherwise specified			Min	Max	
High level output voltage	Vон	DV _{DD} = 3.14 V, I _{OH} = 4.0 mA	1, 2, 3	All	2.4		V
Low level output voltage	V _{OL}	DV_{DD} = 3.14 V, I _{OL} = 4.0 mA	1, 2, 3	All		0.4	V
High impedance current	Iz	$T_{C} = 25^{\circ}C, DV_{DD} = 3.46 V$	1	All	-5.0	+5.0	μA
Input current	h	$T_C = 25^{\circ}C$, $V_I = V_{SS}$ to DV_{DD}	1	All	-5.0	+5.0	μA
Input current (with internal pullup)	I _{IPU}	Inputs with internal pullups <u>2</u> /	1, 2, 3	All	-600	10	μA
Input current (with internal pulldown)	I _{IPD}	Inputs with internal pulldowns <u>2</u> /	1, 2, 3	All	600	-10	μA
Input current (with bus keeper) pullup <u>3</u> /	Івки	Bus keeper opposes until conditions match	1, 2, 3	All	-600	10	μA
Input current (with bus keeper) pulldown <u>3</u> /	I _{BKD}		1, 2, 3	All	600	-10	μA
Supply current, pins <u>4</u> / <u>5</u> /	IDDD	DV _{DD} = 3.46 V, f _X = 75 MHz T _C = 25°C	1	01		260	mA
		DV _{DD} = 3.46 V, f _X = 60 MHz T _C = 25°C		02		260	
Supply current, core CPU <u>4</u> / <u>5</u> /	IDDC	CV _{DD} = 1.89 V, f _X = 75 MHz T _C = 25°C	1	01		215	mA
		CV _{DD} = 1.89 V, f _X = 60 MHz T _C = 25°C		02		215	
Input capacitance	CIN	All inputs except XIN See 4.4.1c	4	All		10	pF
		XIN input See 4.4.1c				10	
Output capacitance	Cout	See 4.4.1c	4	All		10	pF
Functional test		See 4.4.1b	7, 8	All			

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-00539
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		F	6

	TABLE I.	Electrical performa	nce characteris	<u>stics</u> - Contin	ued.						
Test	Test Symbol		s <u>1</u> / +125°C	Group A subgroups	Device type	Lir	nits	Unit			
		+3.14 V \leq DV _{DE} +1.71 V \leq CV _{DE} unless otherwis	₀ ≤ +3.46 V ₀ ≤ +1.89 V e specified			Min	Max				
Phase-I	ocked loop	characteristics using	EXTCLK or o	n-chip crystal o	oscillator	<u>6</u> /					
Frequency range, PLL input <u>Z</u> /	F _{pllin}			9, 10, 11	All	5	15	MHz			
Frequency range, PLL output 7/	F _{pllout}			9, 10, 11	01	25	75	MHz			
-					02	25	60				
PLL current, CV _{DD} supply <u>7</u> /	I _{pll}			1, 2, 3	All		2	mA			
PLL power, CV _{DD} supply <u>7</u> /	P _{pll}			1, 2, 3	All		5	mW			
PLL output duty cycle at H1 <u>7</u> /	PLL _{dc}			9, 10, 11	All	45	55	%			
PLL output jitter, F _{pllout} = 25 MHz <u>7</u> /	PLLJ			9, 10, 11	All		400	ps			
PLL lock time in input cycles	PLLLOCK			9, 10, 11	All		1000	cycles			
Circuit parameters for on-chip crystal oscillator <u>8</u> /											
Fundamental mode frequency range	Fo	See figure 4.		9, 10, 11	All	1	20	MHz			
DC bias point (input threshold)	V _{bias}			1, 2, 3	All	40	60	%Vo			
Feedback resistance	R _{fbk}			1, 2, 3	All	100	500	kΩ			
Small signal ac output impedance	Rout	-		1, 2, 3	All	250	1000	Ω			
$V_{xin} = V_{xinh}$, $I_{xout} = 0$, $F_0 = 0$ (logic input)	Vxoutl			1, 2, 3	All	Vss -0. 1	V _{SS} +0.3	V			
$V_{xin} = V_{xinl}$, $I_{xout} = 0$, $F_0 = 0$ (logic input)	V _{xouth}			1, 2, 3	All	CV _{DD} - 0.3	CV _{DD} +0.1	V			
When used for logic level input, oscillator enabled <u>7</u> /	Vinl			1, 2, 3	All	-0.3	0.2Vo	V			
When used for logic level input, oscillator enabled <u>7</u> /	Vinh			1, 2, 3	All	0.8Vo	DV _{DD} +0.3	V			
When used for logic level input, oscillator disabled	V _{xinh}			1, 2, 3	All	0.7 DV _{DD}	DV _{DD} +0.3	V			
XOUT internal load capacitance <u>7</u> /	C _{xout}			4	All	2	5	pF			
See footnotes at end of table.											
		ING	SIZE A				5962-0	0539			
DLA LAND ANI COLUMBUS, OH	D MARITIM IO 43218-3	E 990		REVISIO	N LEVEL	S	HEET 7				

	TABLE I. <u>E</u>	Electrical perform	nance characteristics	- Continued	Ι.				
Test	Symbol	Con -55°C ≤	ditions <u>1</u> / ≤ T _C ≤ +125°C	Group A subgroups	Device type	Lir	nits	Unit	
		+3.14 V ≤ +1.71 V ≤ unless oth	$DV_{DD} \le +3.46 V$ $CV_{DD} \le +1.89 V$ nerwise specified			Min	Max	-	
	Circuit para	meters for on-ch	ip crystal oscillator -	Continued <u>8</u>	/				
XIN internal load capacitance <u>7</u> /	C _{xin}	See figure 4.		4	All	2	5	pF	
Delay time, XIN to H1, x1 and x0.5 modes	t _{d(XIN-H1)}			9, 10, 11	All	2	8	ns	
Input current, feedback enabled, Vil = 0 <u>7</u> /	l _{inl}			1, 2, 3	All		50	μA	
Input current, feedback enabled, V _{il} = V _{ih} <u>7</u> /	l _{inh}			1, 2, 3	All		-50	μΑ	
	Tin	ning requiremen	ts for EXTCLK, all m	odes					
Rise time, EXTCLK <u>7</u> /	$t_{r(EXTCLK)}$	See figure 4.	F = F _{max} , x0.5 and x1 modes	9, 10, 11	All		1	ns	
			F < F _{max}				4		
Fall time, EXTCLK <u>7</u> /	$t_{f(EXTCLK)}$		F = F _{max} , x0.5 and x1 modes	9, 10, 11	All		1	ns	
			F < F _{max}				4		
Pulse duration, EXTCLK low	t _{w(EXTCLKL)}		x5 mode	9, 10, 11	All	21		ns	
<u>1</u> /			x1 mode			6.0			
			x0.5 mode			4			
Pulse duration, EXTCLK high	t _{w(EXTCLKH)}		x5 mode	9, 10, 11	All	21		ns	
D			x1 mode			5.0			
			x0.5 mode			4			
Duty cycle, EXTCLK	$t_{\text{dc}(\text{EXTCLK})}$		x5 PLL mode <u>7</u> /	9, 10, 11	All	40	60	%	
[tw(EXTCLKH)/tc(H)]			x1 and x0.5 modes, F = F _{max}			45	55		
			x1 and x0.5 <u>7</u> / modes, F = 0 Hz			0	100		
Cycle time, EXTCLK	$t_{\text{c}(\text{EXTCLK})}$		x5 mode <u>7</u> /	9, 10, 11	All	66.7	200	ns	
			x1 mode		01	13.3			
					02	16.7			
			x0.5 mode <u>7</u> /		All	10			
See footnotes at end of table.									
STANE MICROCIRCUI	ARD	IG	SIZE			5	5962-00	539	
DLA LAND AN COLUMBUS, OH	D MARITIME IO 43218-399	90		REVISION L	EVEL	SHI	SHEET 8		

	TABLE I.	Electrical perfor	mance characteris	<u>stics</u> - Contin	ued.			
Test	Symbol	Condi -55°C ≤ ⊺	tions <u>1</u> / Γ _C ≤ +125°C	Group A subgroups	Device type	Li	mits	Unit
		+3.14 V ≤ D +1.71 V ≤ C unless othe	$V_{DD} \le +3.46 \text{ V}$ $V_{DD} \le +1.89 \text{ V}$ rwise specified			Min	Max	
	Timing r	equirements for	EXTCLK, all mode	es – Continue	d			
Frequency range, 1/t _{c(EXTCLK)}	F _{ext}	See figure 4.	x5 mode <u>7</u> /	9, 10, 11	All	5	15	MHz
			x1 mode		01	0	75	
					02	0	60	
			x0.5 mode <u>7</u> /		All	0	100	
Switching cl	naracteristics	for EXTCLK ov	er recommended	operating con	ditions, all	modes		
Delay time, EXTCLK to H1 and H3 7/	$t_{\text{d}(\text{EXTCLK-H})}$	See figure 4.	x1 mode	9, 10, 11	All	2	7	ns
		4	x0.5 mode			2	7	
Rise time, H1 and H3 <u>7</u> /	t _{r(H)}	-		9, 10, 11	All		3	ns
Fall time, H1 and H3 <u>7</u> /	t _{f(H)}	-		9, 10, 11	All		3	ns
Delay time, from H1 low to H3 high or from H3 low to H1 high <u>7</u> /	t _{d(HL-HH)}			9, 10, 11	All	-1.5	2	ns
	Tim	ing requirement	s for memory read	/write <u>9</u> /				
Setup time, data before H1 low (read) <u>7</u> /	t _{su(D-H1L)R}	See figure 4.		9, 10, 11	All	5		ns
Hold time, data after H1 low (read) <u>7</u> /	t _{h(H1L-D)} R			9, 10, 11	All	-1		ns
Setup time, RDY before H1 high	t _{su(RDY-H1H)}			9, 10, 11	All	5		ns
Hold time, RDY after H1 high <u>7</u> /	t _{h(H1H-RDY)}			9, 10, 11	All	-1		ns
Delay time, address valid to RDY <u>7</u> /	t _{d(A-RDY)}			9, 10, 11	All		P-6 <u>10</u> /	ns
Valid time, data valid after address PAGEx , or STRB	t _{v(A-D)}	See figure 4.	0 wait state, C∟ = 30 pF	9, 10, 11	All		6	ns
valid <u>//</u>			1 wait state				t _{c(H)} +6	
See footnotes at end of table.								
STAND		NG	SIZE A				5962-0	0539
DLA LAND ANI COLUMBUS, OH	D MARITIME 10 43218-39	90		REVISIO	N LEVEL F	5	SHEET 9	

	TABLE I. <u>E</u>	Electrical performa	nce characteris	<u>tics</u> - Contin	ued.			
Test	Symbol	Condition -55°C \leq T _C	ns <u>1</u> / ≤ +125°C	Group A subgroups	Device type	Lir	nits	Unit
		+3.14 V \leq DV +1.71 V \leq CV unless otherwi	$o_{D} \le +3.46 \text{ V}$ $o_{D} \le +1.89 \text{ V}$ se specified			Min	Мах	
Switching cha	aracteristics ov	ver recommended	operating cond	itions for men	nory read/w	vrite <u>9</u> /		
Delay time, H1 low to STRB low	t _{d(H1L-SL)}	See figure 4.		9, 10, 11	All	-1 <u>7</u> /	3	ns
Delay time, H1 low to STRB high	t _{d(H1L-SH)}			9, 10, 11	All	-1 <u>7</u> /	3	ns
Delay time, H1 high to R/ W low (write)	td(H1H-RWL)W			9, 10, 11	All	-1 <u>7</u> /	3	ns
Delay time, H1 low to address valid	t _{d(H1L-A)}			9, 10, 11	All	-1 <u>7</u> /	3	ns
Delay time, H1 high to R/ W high (write)	t _{d(H1H-RWH)} W			9, 10, 11	All	-1 <u>7</u> /	3	ns
Delay time, H1 high to address valid on back-to- back write cycles (write)	t _{d(H1H-A)} w			9, 10, 11	All	-1 <u>7</u> /	3	ns
Valid time, data after H1 low (write)	t _{v(H1L-D)W}			9, 10, 11	All		5	ns
Hold time, data after H1 high (write)	t _{h(H1H-D)} W			9, 10, 11	All	0 <u>7</u> /	5	ns
	Timing require	ments for XF0 and	d XF1 when exe	ecuting LDFI c	or LDII		-	
Setup time, XF1 before H1 low <u>7</u> /	t _{su(XF1-H1L)}	See figure 4.		9, 10, 11	All	4		ns
Hold time, XF1 after H1 low <u>7</u> /	t _{h(H1L-XF1)}			9, 10, 11	All	0		ns
Switching characteristic	s over recomn	nended operating	conditions for X	(F0 and XF1 w	when exce	cuting LE	OFI or LDI	l
Delay time, H3 high to XF0 low	$t_{d(H3H-XF0L)}$	See figure 4.		9, 10, 11	All		3	ns
Switching characte	ristics over red	commended opera	ting conditions	for XF0 when	excecutin	g STFI o	or STII	
Delay time, H3 high to XF0 high <u>11</u> /	t _{d(H3H-XF0H)}	See figure 4.		9, 10, 11	All		3	ns
See footnotes at end of table.								
			SIZE A				5962-0	0539
DLA LAND AN COLUMBUS, OH	D MARITIME	0		REVISIO	N LEVEL F	s	HEET 1()

	TABLE I. <u>Elect</u> i	rical performa	nce characteristics	<u>s</u> - Continued	1.			
Test	Symbol	Conc -55°C ≤	ditions $\frac{1}{C} \leq +125^{\circ}C$	Group A subgroups	Device type	Lir	nits	Unit
		+3.14 V ≤ +1.71 V ≤ unless oth	$DV_{DD} \le +3.46 V$ $CV_{DD} \le +1.89 V$ erwise specified			Min	Max	
	Timing requirer	ments for XF0	and XF1 when ex	ecuting SIGI				
Setup time, XF1 before H1 low <u>7</u> /	t _{su(XF1-H1L)}	See figure 4		9, 10, 11	All	4		ns
Hold time, XF1 after H1 low <u>7</u> /	th(H1L-XF1)			9, 10, 11	All	0		ns
Switching characteri	istics over recomm	ended operat	ting conditions for 2	XF0 and XF1	when exc	ecuting	SIGI	
Delay time, H3 high to XF0 low	td(H3H-XF0L)	See figure 4		9, 10, 11	All		3	ns
Delay time, H3 high to XF0 high	td(H3H-XF0H)			9, 10, 11	All		3	ns
Switching cha	aracteristics over re wł	ecommended nen configure	operating conditio d as an output pin	ns for loading	the XF re	gister		
Valid time, XFx after H3 high	t _{v(H3H-XF)}	See figure 4		9, 10, 11	All		3	ns
	Timing requirement	nts for changi	ng XFx from outpu	it to input moc	le			
Setup time, XFx before H1 low	t _{su(XF-H1L)}	See figure 4		9, 10, 11	All	4		ns
Hold time, XFx after H1 low	t _{h(H1L-XF)}			9, 10, 11	All	0		ns
Switching characterist	ics over recommer	nded operatin	g conditions for ch	anging XFx fr	om output	to input	mode	<u> </u>
Disable time, XFx after H3 high <u>7</u> /	t _{dis(H3H-XF)}	See figure 4		9, 10, 11	All		5	ns
Switching characterist	ics over recommer	nded operatin	g conditions for ch	anging XFx fr	om input t	o output	mode	
Delay time, H3 high to XFx switching from input to output	td(H3H-XF)	See figure 4		9, 10, 11	All		3	ns
	Ti	ming requiren	nents for RESET					<u> </u>
Setup time, RESET before EXTCLK low <u>7/</u>	$t_{su(RESET-EXTCLKL)}$	See figure 4		9, 10, 11	All	5	P-7 <u>12</u> /	ns
Setup time, RESET high before H1 low and after ten H1 clock cycles	t _{su(RESETH-H1L)}			9, 10, 11	All	5		ns
See footnotes at end of table.								
STAND	ARD		SIZE			5	962-00	539
MICROCIRCUI DLA LAND ANI COLUMBUS, OH	D MARITIME IO 43218-3990		~	REVISION L	EVEL	SH	EET 11	

	TABLE I. Electr	rical performa	nce characteristics	<u>s</u> - Continued	ł.			
Test	Symbol	Conc -55°C ≤ +3.14 V <	litions <u>1</u> / T _C ≤ +125°C DV _{DD} ≤ +3.46 V	Group A subgroups	Device type	Lin	nits	Unit
		+1.71 V ≤ unless oth	$CV_{DD} \le +1.89 V$ erwise specified			Min	Max	
Switch	ing characteristics	over recomm	nended operating o	conditions for	RESET			
Delay time, EXTCLK high to H1 high <u>7</u> /	td(EXTCLKH-H1H)	See figure 4		9, 10, 11	All	2	7	ns
Delay time, EXTCLK high to H1 low <u>7</u> /	$t_{d(\text{EXTCLKH-H1L})}$			9, 10, 11	All	2	7	ns
Delay time, EXTCLK high to H3 low <u>7</u> /	$t_{d(EXTCLKH-H3L)}$			9, 10, 11	All	2	7	ns
Delay time, EXTCLK high to H3 high <u>7</u> /	t _{d(EXTCLKH-H3H)}			9, 10, 11	All	2	7	ns
Disable time, data (high impedance) from H1 high <u>7/</u> 13/	t _{dis(H1H-DZ)}			9, 10, 11	All		6	ns
Disable time, address (high impedance) from H3 high <u>7</u> /	t _{dis(H3H-AZ)}			9, 10, 11	All		6	ns
Delay time, H3 high to control signals high <u>7</u> /	$t_{d(H3H-CONTROLH)}$			9, 10, 11	All		3	ns
Delay time, H1 high to R/ W high <u>7</u> /	t _{d(H1H-RWH)}			9, 10, 11	All		3	ns
Delay time, H1 high to IACK high <u>7</u> /	t _{d(H1H-IACKH)}			9, 10, 11	All		3	ns
Disable time, asynchronous reset signals disabled (high impedance) from RESET low <u>7/</u> <u>14</u> /	$t_{\text{dis}(\text{RESETL-ASYNCH})}$			9, 10, 11	All		6	ns
	Timing re	quirements fo	or INT3 - INTO res	sponse				
Setup time, INT3 - INT0 before H1 low <u>7</u> /	t _{su(INT-H1L)}	See figure 4		9, 10, 11	All	4		ns
Hold time, INT3 - INT0 after H1 low	t _{h(H1L-INT)}	•		9, 10, 11	All		0	ns
Pulse duration, interrupt to ensure only one interrupt <u>7</u> / <u>15</u> /	t _{w(INT)}			9, 10, 11	All	P+5	2P-5	ns
See footnotes at end of table.					·			
STAN			SIZE A			5	962-00	539
DLA LAND ANI COLUMBUS, OH	D MARITIME IO 43218-3990			REVISION L	EVEL	SHI	EET 12	

	TABLE I. <u>I</u>	Electrical perfor	mance charac	teristics	<u>s</u> - C	ontinued.			
Test	Symbol	Conditio -55°C ≤ Tc	ons <u>1</u> / ≤ +125°C	Grou subgr	ip A oups	Device type	Li	mits	Unit
		+3.14 V \leq DV +1.71 V \leq CV unless otherw	$_{DD} \le +3.46 \text{ V}$ $_{DD} \le +1.89 \text{ V}$ vise specified				Min	Max	
Swit	ching characte	eristics over reco	ommended op	perating	cond	litions for	IACK		
Delay time, H1 high to IACK low	t _{d(H1H-IACKL)}	See figure 4.		9, 10	, 11	All	1 <u>7</u> /	3	ns
Delay time, H1 high to IACK high	t _{d(H1H-IACKH)}			9, 10	, 11	All	1 <u>7</u> /	3	ns
	Timi	mg requiremen	ts for serial po	ort para	meter	S			
Cycle time, CLKX/R <u>7</u> /	t _{c(SCK)}	See figure 4.	CLKX/R ext	9, 10	, 11	All	t _{c(H)} x2.6		ns
			CLKX/R int				t _{c(H)} x4 <u>16</u> /	t _{c(H)} x2 ¹⁶	
Pulse duration, CLKX/R	t _{w(SCK)}		CLKX/R ext	9, 10	, 11	All	t _{c(H)} +5		ns
high/low			CLKX/R int <u>7</u> /				[t _{c(SCK)} /2]-4	[t _{c(SCK)} /2]+4	
Rise time, CLKX/R <u>7</u> /	t _{r(SCK)}	See figure 4.		9, 10	, 11	All		3	ns
Fall time, CLKX/R <u>7</u> /	t _{f(SCK)}			9, 10	, 11	All		3	ns
Setup time, DR before CLKR	$t_{su(DR-CLKRL)}$	See figure 4.	CLKR ext	9, 10	, 11	All	4		ns
IOW <u>/</u> /			CLKR int				5		
Hold time, DR after CLKR	$t_{\rm h(CLKRL-DR)}$		CLKR ext	9, 10	, 11	All	3		ns
IOW <u>/</u> /			CLKR int				0		
Setup time, FSR before	$t_{\text{su}(\text{FSR-CLKRL})}$		CLKR ext	9, 10	, 11	All	4		ns
CLKR IOW <u>1</u>			CLKR int				5		
Hold time, FSX/R input after	$t_{\text{h}(\text{SCKL-FS})}$		CLKX/R ext	9, 10	, 11	All	3		ns
CLKX/R IOW <u>1</u> /			CLKX/R int				0		
Setup time, external FSX	$t_{\text{su}(\text{FSX-CLKX})}$		CLKX ext	9, 10	, 11	All	-[t _{c(H)} -6]	[t _{c(SCK)} /2]-6	ns
Defore CLKX <u>//</u>			CLKX int				-[t _{c(H)} -10]	t _{c(SCK)} /2	
Switching ch	naracteristics o	ver recommend	led operating	conditio	ons fo	r serial po	ort parameter	S	
Delay time, H1 high to internal CLKX/R <u>7</u> /	t _{d(H1H-SCK)}	See figure 4.		9, 10	, 11	All		4	ns
Delay time, CLKX to DX valid	$t_{d(CLKX-DX)}$	See figure 4.	CLKX ext	9, 10	, 11	All		6	ns
			CLKX int <u>7</u> /					5	
See footnotes at end of table.									
STAN	DARD	IG	SIZE A	-				5962-00	539
DLA LAND AN COLUMBUS, OF	ID MARITIME HIO 43218-399	90			REV	ISION LE F	EVEL	SHEET 13	

	TABLE I. <u>I</u>	Electrical perfor	mance charac	<u>cteristics</u>	- C	ontinued.			
Test	Symbol	Conditio -55°C ≤ To +3.14 V < DV	ons <u>1</u> / : ≤ +125°C / _{DD} < +3.46 V	Group subgro	o A oups	Device type	L	imits	Unit
		+1.71 V \leq CV unless otherw	$V_{DD} \le +1.89 \text{ V}$ vise specified				Min	Max	
Switching characte	eristics over re	commended op	erating condit	ions for s	serial	port para	ameters – C	ontinued	
Delay time, CLKX to internal	$t_{d(CLKX\text{-}FSX)}$	See figure 4.	CLKX ext	9, 10,	11	All		5	ns
FSX nign/low			CLKX int <u>7</u> /					4	
Delay time, CLKX to first DX	td(CLKX-DX)V		CLKX ext	9, 10,	11	All		4	ns
high			CLKX int <u>7</u> /					5	
Delay time, FSX to first DX bit, CLKX precedes FSX	$t_{d(\text{FSX-DX})\text{V}}$	See figure 4.		9, 10,	11	All		6	ns
Disable time, DX high impedance following last data bit from CLKX high	t _{dis(CLKX-DXZ)}			9, 10,	11	All		6	ns
	Т	iming requirem	ents for HOLI		A				
Setup time, HOLD before H1 low	t _{su)HOLD-H1L)}	See figure 4.		9, 10,	11	All	3		ns
Pulse duration, HOLD low	t _{w(HOLD)}			9, 10,	11	All	3t _{c(H)}		ns
Switching	characteristic	s over recomme	ended operatii	ng condi	tions	for HOLI			
Valid time, HOLDA after H1 low <u>7</u> /	$t_{\nu(\text{H1L-HOLDA})}$	See figure 4.		9, 10,	11	All	1	3	ns
Pulse duration, HOLDA low	t _{w(HOLDA)}			9, 10,	11	All	2t _{c(H)} -4		ns
Delay time, H1 low to STRB high for a HOLD	t _{d(H1L-SH)} H			9, 10,	11	All	-1	3	ns
Disable time, STRB to the high-impedance state from H1 low	tdis(H1L-S)			9, 10,	11	All		4	ns
Enable time, STRB enabled (active) from H1 low	t _{en(H1L-S)}			9, 10,	11	All		4	ns
Disable time, R/ W to the high-impedance state from H1 low <u>7/</u>	t _{dis(H1L-RW)}			9, 10,	11	All		5	ns
See footnotes at end of table.									
STAN MICROCIRCU	DARD IIT DRAWIN	IG	SIZE A	■				5962-00	539
DLA LAND AN COLUMBUS, OF	ND MARITIME HIO 43218-399	90			REV	'ISION LE F	EVEL	SHEET 14	

	TABLE I. <u>E</u>	Electrical perform	mance charac	teristics	<u>s</u> - C	ontinued.			
Test	Symbol	$\begin{array}{c} \text{Conditio}\\ \text{-55°C} \leq \text{T}_{\text{C}}\\ \text{+3.14 V} \leq \text{DV} \end{array}$	ons <u>1</u> / ≤ +125°C _{DD} ≤ +3.46 V	Grou subgro	ip A oups	Device type	Li	mits	Unit
		+1.71 V \leq CV unless otherw	$t_{DD} \le +1.89 \text{ V}$ vise specified				MIN	Max	
Switching chara	cteristics over	recommended	operating con	ditions	for H		LDA - Conti	nued	
Enable time, R/\overline{W} enabled (active) from H1 low	t _{en(H1L-RW)}	See figure 4.		9, 10	, 11	All		4	ns
Disable time, address to the high-impedance state from H1 low <u>7</u> /	t _{dis(H1L-A)}			9, 10	, 11	All		4	ns
Enable time, address enabled (valid) from H1 low	t _{en(H1L-A)}			9, 10	, 11	All		5	ns
Disable time, data to the high-impedance state from H1 high <u>7</u> /	t _{dis(H1H-D)}			9, 10	, 11	All		4	ns
	Timing requir	ements for peri	pheral pin ger	neral-pu	irpose	e I/O <u>17</u>	1	1	
Setup time, general-purpose input before H1 low <u>7</u> /	t _{su(GPIO-H1L)}	See figure 4.		9, 10	, 11	All	3		ns
Hold time, general-purpose input after H1 low <u>7</u> /	t _{h(H1L-GPIO)}			9, 10	, 11	All	0		ns
Switching characteris	tics over recon	nmended opera	ting condition	s for pe	eriphe	ral pin ge	neral-purpos	e I/O <u>17</u> /	
Delay time, H1 high to general-purpose output	t _{d(H1H-GPIO)}	See figure 4.		9, 10	, 11	All		4	ns
Disable time, general-purpose output from H1 high	t _{dis(H1H)}			9, 10	, 11	All		5	ns
	<u>.</u>	Timing requi	rements for tir	mer pin					
Setup time, TCLK external before H1 low <u>7/18</u> /	t _{su(TCLK-H1L)}	See figure 4.		9, 10	, 11	All	3		ns
Hold time, TCLK external after H1 low <u>18</u> /	t _{h(H1L-TCLK)}			9, 10	, 11	All	0		ns
Switc	hing characteri	stics over recor	mmended ope	erating	condit	ions for ti	mer pin		
Delay time, H1 high to TCLK internal valid	t _{d(H1H-TCLK)}	See figure 4.		9, 10	, 11	All		3	ns
Cycle time, TCLK <u>7</u> / <u>19</u> /	$t_{\text{c}(\text{TCLK})}$	See figure 4.	TCLK ext	9, 10	, 11	All	t _{c(H)} x2.6		ns
		_	TCLK int				t _{c(H)} x2	t _{c(H)} x2 ³²	
Pulse duration, TCLK <u>7</u> /	t _{w(TCLK)}		TCLK ext	9, 10	, 11	All	t _{c(H)} +5		ns
<u>13</u> /			TCLK int				[t _{c(TCLK)} /2]-4	[t _{c(TCLK)} /2]+4	
See footnotes at end of table.									
STAN		G	SIZE A	-				5962-005	;39
DLA LAND AN COLUMBUS, OF	ID MARITIME HIO 43218-399	0			REV	ISION LE F	EVEL	SHEET 15	

	TABLE I. <u>E</u>	electrical performa	nce charac	teristics	- Co	ontinued.			
Test	Symbol	Conditions -55°C \leq T _C \leq +2 14 V \leq DV-2	<u>1/</u> +125°C	Group subgro	o A oups	Device type	Li	imits	Unit
		+3.14 V \leq DVDD +1.71 V \leq CV _{DD} unless otherwise	\leq +3.46 V \leq +1.89 V e specified				Min	Max	
Swi	tching characte	eristics over recom	imended o	perating	condi	tions for	SHZ		
Disable time, SHZ low to all outputs, I/O pins disabled (high impedance) <u>7</u> /	t _{dis(SHZ)}	See figure 4.		9, 10,	11	All	0	8	ns
<u>1</u> / All voltage values are wit	h respect to Vs	3.							
<u>2</u> / Pins with internal pullup of	levices: TDI, T	CK, and TMS. Pi	ns with inte	ernal pull	down	devices:	TRST .		
<u>3</u> / Pins D0 – D31 include in	ternal bus keep	ers that maintain	valid logic l	evels wh	nen th	e bus is	not driven.		
 <u>4</u>/ Actual operating current i test conditions, which are writes of a checkerboard 	s less than this not sustained pattern at the n	maximum value. during normal dev naximum rate pos	This value rice operati sible.	was obt on. The	tained se co	l under s nditions	pecially proc consist of co	duced worst-ca ontinuous para	ase Illel
5/ f _x is the PLL output clock	frequency.								
<u>6</u> / Duty cycle is defined as 2	100xt1/(t1+t2)%.								
<u>7</u> / Not production tested. V	o = Oscillator in	ternal supply volta	age.						
8/ This circuit is intended fo	r series resonal	nt fundamental mo	ode operati	on.					
<u>9</u> / These timings assume a	similar loading	of 30 pF on all pin	IS.						
<u>10</u> / P = $t_{c(H)}/2$ (when duty cyc	le equals 50%)								
<u>11</u> / XF0 is always set high at occur, the address of the However, if a pipeline concan execute.	the beginning o store is also dr nflict prevents t	of the execute pha iven at the beginn ne store from exec	ase of the in ing of the e cuting, the a	nterlock- execute p address	store phase of the	instruction of the ir store wi	on. When no aterlock-store ill not be driv	o pipeline con e instruction. ven until the st	flicts ore
<u>12</u> / $P = t_{c(EXTCLK)}$.									
<u>13</u> / High impedance for data	bus is limited to	o nominal bus kee	per Z _{OUT} =	15 kΩ.					
14/ Asynchronous reset sign	als include XF0	/1, CLKX0, DX0, I	=SX0, CLK	R0, DR0), FSF	R0, and T	CLK0/1.		
<u>15</u> / $P = t_{c(H)}$.									
<u>16</u> / A cycle time of $t_{c(H)}x2$ is p	ossible when th	ne device is opera	ted at lowe	er CPU fr	requei	ncies.			
<u>17</u> / Peripheral pins include C the contents of internal-c	LKX0, CLKR0, ontrol registers	DX0, DR0, FSX0, associated with e	, FSR0, and ach periphe	d TCLK0 eral.)/1. T	he mode	s of these p	ins are define	d by
<u>18</u> / These requirements are a	applicable for a	synchronous inpu	it clock.						
<u>19</u> / These requirements are a	applicable for a	n asynchronous ir	put clock.						
STAN MICROCIRCL	DARD JIT DRAWIN	G	SIZE A					5962-00	539
DLA LAND AN COLUMBUS, O	ND MARITIME HIO 43218-399	0			REVI	SION LE F	VEL	SHEET 16	



Case outlines X and Y - Continued.

Symbol	Inches		Millim	neters
	Min	Max	Min	Max
А		.130		3.30
A1		.105		2.67
A2	.002	.014	0.05	0.36
b	.006	.010	0.15	0.25
с	.004	.009	0.10	0.23
D1	1.000	BSC	25.40	BSC
D2	1.120	1.140	28.45	28.96
е	.025	BSC	0.64	BSC
F	.275	.325	6.99	8.26
Н		.018		0.46
J	.030	.040	0.76	1.02
К		.020		0.51
L	2.485	2.505	63.12	63.63
Р	.059	.061	1.50	1.55
Q	1.480	1.520	37.59	38.61
Т	1.150	BSC	29.21	BSC

FIGURE 1. Case outlines - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-00539
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		F	18

Case outlines			X and Y		
Pin number	Pin name	Pin number	Pin name	Pin number	Pin name
1	NC	29	A3	57	Vss
2	NC	30	A2	58	D31
3	NC	31	CVDD	59	D30
4	A20	32	A1	60	D29
5	V _{SS}	33	A0	61	DV_{DD}
6	A19	34	DVDD	62	D28
7	A18	35	PAGE3	63	D27
8	A17	36	PAGE2	64	Vss
9	DVDD	37	Vss	65	D26
10	A16	38	PAGE1	66	D25
11	A15	39	PAGE0	67	D24
12	Vss	40	NC	68	DVDD
13	A14	41	NC	69	D23
14	A13	42	NC	70	D22
15	CVDD	43	NC	71	Vss
16	A12	44	NC	72	D21
17	A11	45	DVDD	73	D20
18	DVDD	46	H1	74	CVDD
19	A10	47	H3	75	D19
20	A9	48	Vss	76	D18
21	Vss	49	STRB	77	
22	A8	50	R/ W	78	D17
23	A7	51	DVDD	79	D16
24	A6	52	IACK	80	Vss
25	A5	53	RDY	81	NC
26	DVDD	54	CVDD	82	NC
27	A4	55	HOLD	83	NC
28	V _{SS}	56	HOLDA	84	NC

FIGURE 2. Terminal connections.

	SIZE A		5962-00539
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		F	19

Case outlines	X and Y				
Pin number	Pin name	Pin number	Pin name	Pin number	Pin name
85	D15	112	TDI	139	INTO
86	D14	113	CV _{DD}	140	CV _{DD}
87	D13	114	TMS	141	EDGEMODE
88	D12	115	TRST	142	MCB/MP
89	DVDD	116	DR0	143	Vss
90	D11	117	Vss	144	RESET
91	D10	118	FSR0	145	SHZ
92	Vss	119	CLKR	146	DVDD
93	D9	120	DV _{DD}	147	EXTCLK
94	D8	121	NC	148	PLLV _{DD}
95	CVDD	122	NC	149	XOUT
96	D7	123	NC	150	XIN
97	D6	124	NC	151	PLLVss
98		125	NC	152	CLKMD1
99	D5	126	CLKX0	153	CLKMD0
100	D4	127	FSX	154	CVDD
101	V _{SS}	128	DX	155	RSV1
102	D3	129	Vss	156	RSV0
103	D2	130	TCLK1	157	Vss
104	D1	131	TCLK0	158	A23
105	D0	132	DVDD	159	A22
106	DV _{DD}	133	XF1	160	DV _{DD}
107	EMU1	134	XF0	161	A21
108	EMU0	135	Vss	162	NC
109	Vss	136	INT3	163	NC
110	тск	137	INT2	164	NC
111	TDO	138	INT1		

FIGURE 2. <u>Terminal connections</u> – Continued.

	SIZE A		5962-00539
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		F	20





APR 97







DIVIDE-BY-ONE MODE

NOTE: EXTCLK is held low.



STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-00539
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		F	23





APR 97







TIMING FOR XFO AND XF1 WHEN EXECUTING SIGI



TIMING FOR LOADING XF REGISTER WHEN CONFIGURED AS AN OUTPUT PIN

NOTE: OUTXFx represents either bit 2 or 6 of the IOF register.

FIGURE 4. Test circuit and timing waveforms - Continued.

	SIZE A		5962-00539
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		F	28





















4. VERIFICATION

4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.

4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection.

- 4.2.1 Additional criteria for device classes Q and V.
 - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
 - b. Interim and final electrical test parameters shall be as specified in table II herein.
 - c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.

4.3 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein.

4.4.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device.
- c. Subgroup 4 (C_{IN} and C_{OUT} measurements) shall be measured only for the initial test and after process or design changes which may affect input capacitance. A minimum sample size of 5 devices with zero rejects shall be required.

4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table II herein.

4.4.2.1 <u>Additional criteria for device classes Q and V</u>. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.

	SIZE A		5962-00539
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		F	39

Test requirements	Subgroups (in accordance with MIL-PRF-38535, table III)		
	Device class Q	Device class V	
Interim electrical parameters (see 4.2)		1, 7, 9	
Final electrical parameters (see 4.2)	1, 2, 3, 7, 8, 9, 10, 11 <u>1</u> /	1, 2, 3, 7, 8, 9, 10, 11 <u>2/</u>	
Group A test requirements (see 4.4)	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	
Group C end-point electrical parameters (see 4.4)	2, 8A, 10	2, 8A, 10	
Group D end-point electrical parameters (see 4.4)	2, 8A, 10	2, 8A, 10	
Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	

<u>1</u>/ PDA applies to subgroup 1.

2/ PDA applies to subgroups 1 and 7.

4.4.3 <u>Group D inspection</u>. The group D inspection end-point electrical parameters shall be as specified in table II herein.

4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).

- a. End-point electrical parameters shall be as specified in table II herein.
- b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at $T_A = +25^{\circ}C \pm 5^{\circ}C$, after exposure, to the subgroups specified in table II herein.

c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-00539
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		F	40

5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V.

6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal, or email communication.

6.3 <u>Record of users</u>. Military and industrial users should inform DLA Land and Maritime when a system application requires configuration control and which SMD's are applicable to that system. DLA Land and Maritime will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DLA Land and Maritime -VA, telephone (614) 692-8108.

6.4 <u>Comments</u>. Comments on this drawing should be directed to DLA Land and Maritime -VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0591.

6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535, MIL-HDBK-1331 and table III herein.

6.6 Sources of supply.

6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in MIL-HDBK-103 and QML-38535. The vendors listed in MIL-HDBK-103 and QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DLA Land and Maritime -VA and have agreed to this drawing.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-00539
		REVISION LEVEL F	SHEET 41

Terminal name	Type <u>1</u> /	Description	Con signa	iditions wh Il is Z type	en <u>2</u>
		Primary-bus interface			
D31 – D0	I/O/Z	32-bit data port.	S	Н	R
		Data port bus keepers.	S		
A23 – A0	O/Z	24-bit address port.	S	Н	R
R/W	O/Z	Read/Write. R/ \overline{W} is high when a read is performed and low when a write is performed over ther parallel interface.	S	Н	R
STRB	O/Z	Strobe. For all external-accesses.	S	Н	
PAGE0 - PAGE3	O/Z	Page strobes. Four decoded page strobes for external access.	S	Н	F
RDY	I	Ready. $\overrightarrow{\text{RDY}}$ indicates that the external device is prepared for a transaction completion.			
HOLD	I	Hold. When HOLD is a logic low, any ongoing transaction is			
		completed. A23 – A0, D31 – D0, $\overline{\text{STRB}}$, and R/ $\overline{\text{W}}$ are placed in the high-impedance state and all transactions over the primary-bus interface			
		are held until HOLD becomes a logic high or until the NOHOLD bit of the primary-bus-control register is set.			
HOLDA	O/Z	Hold acknowledge. \overrightarrow{HOLDA} is generated in response to a logic-low on \overrightarrow{HOLD} . \overrightarrow{HOLDA} indicates that A23 – A0, D31 – D0, \overrightarrow{STRB} , and R/ \overrightarrow{W} are in the high-impedance state and that all transactions over the bus are held. \overrightarrow{HOLDA} is high in response to a logic-high of \overrightarrow{HOLD} or the NOHOLD bit of the primary-bus-control register is set.	S		
		Control signals			
RESET	I	Reset. When \overrightarrow{RESET} is a logic low, the device is in the reset condition.When \overrightarrow{RESET} becomes a logic high, execution begins from the			
		location specified by the reset vector.			
		Edge mode. Enables interrupt edge mode detection.			
INT3 - INTO	1				
IACK	O/Z	Internal acknowledge. IACK is generated by the IACK instruction. IACK can be used to indicate when a section of code is being executed.	S		
MCBL/MP	I	Microcomputer bootloader/microprocessor mode-select.			
e footnotes at ei	nd table.				

	SIZE A		5962-00539
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		F	42

Terminal name	Туре <u>1</u> /	Description	Conditions signal is Z t	s when type <u>2</u>
		Control signals – Continued.		
SHZ	I	Shutdown high impedance. When active, \overline{SHZ} places all pins in the high-impedance state. \overline{SHZ} can be used for board-level testing or to ensure that no dual-drive conditions occur. Caution: A low on \overline{SHZ} corrupts the device memory and register contents. Reset the device with \overline{SHZ} high to restore it to a known operating condition.		
XF1, XF0	I/O/Z	External flags. XF1 and XF0 are used as general-purpose I/Os or to support interlocked processor instruction.	S	R
		Serial port 0 signals		
CLKR0	I/O/Z	Serial port 0 receive clock. CLKR0 is the serial shift clock for the serial port 0 receiver.	S	R
CLKX0	I/O/Z	Serial port 0 transmit clock. CLKX0 is the serial shift clock for the serial port 0 transmitter.	S	R
DR0	I/O/Z	Data-receive. Serial port 0 receives serial data on DR0.	S	R
DX0	I/O/Z	Data-transmit output. Serial port 0 transmits serial data on DX0.	S	R
FSR0	I/O/Z	Frame-synchronization pulse for receive. The FSR0 pulse initiates the data-receive process using DR0.	S	R
FSX0	I/O/Z	Frame-synchronization pulse for transmit. The FSX0 pulse initiates the data-transmit process using DX0.	S	R
		Timer signals		
TCLK0	I/O/Z	Timer clock 0. As an input, TCLK0 is used by timer 0 to count external pulses. As an output, TCLK0 outputs pulses generated by timer 0.	S	R
TCLK1	I/O/Z	Timer clock 1. As an input, TCLK1 is used by timer 1 to count external pulses. As an output, TCLK1 outputs pulses generated by timer 1.	S	R
		Supply and oscillator signals		
H1	O/Z	External H1 clock.	S	
H3	O/Z	External H3 clock.	S	
CVDD	I	+V _{DD} . Dedicated 1.8-V power supply for the core CPU. All must be connected to a common supply plane. $\underline{3}/$		
DVDD	I	+V _{DD} . Dedicated 3.3-V power supply for the I/O pins. All must be connected to a common supply plane. $\underline{3}/$		
Vss	I	Ground. All grounds must be connected to a common ground plane.		
PLLVDD	I	Internally isolated PLL supply. Connect to CV _{DD} (1.8 V).		
PLLV _{SS}	I	Internally isolated PLL ground. Connect to V _{SS} .		
e footnotes at o	end table.			

COLUMBUS, OHIO 43218-3990

F

TABLE III. <u>Terminal descriptions</u> - Continued.							
Terminal name	Type <u>1</u> /	Description	Conditions when signal is Z type <u>2</u> /				
	Supply and oscillator signals – Continued.						
EXTCLK	I	External clock. Logic level compatible clock input. If the XIN/XOUT oscillator is used, tie this pin to ground.					
XOUT	0	Clock out. Output from the internal-crystal oscillator. If a crystal is not used, XOUT should be left unconnected.					
XIN	I	Clock in. Internal-oscillator input from a crystal. If EXTCLK is used, tie this pin to ground.					
CLKMD0, CLKMD1	I	Clock mode select pins.					
RSV0, RSV1	I	Reserved. Use individual pullups to DV _{DD} .					
JTAG emulation							
EMU1, EMU0	I/O	Emulation pins 0 and 1. Use individual pullups to DV_{DD} .					
TDI	Ι	Test data input.					
TDO	0	Test data output.					
тск	I	Test clock.					
TMS	Ι	Test mode select.					
TRST	Ι	Test reset.					

 $\underline{1}$ / I = input, O = output, Z = high-impedance state.

 $\underline{2}$ / S = \overline{SHZ} active, H = \overline{HOLD} active, R = \overline{RESET} active.

 $\underline{3}$ Recommended decoupling. Four 0.1 μ F for CV_{DD} and eight 0.1 μ F for DV_{DD}.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-00539
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		F	44

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 24-05-08

Approved sources of supply for SMD 5962-00539 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DLA Land and Maritime-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DLA Land and Maritime maintains an online database of all current sources of supply at https://landandmaritimeapps.dla.mil/programs/smcr/.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-0053901QXA	<u>3</u> /	SMJ320VC33HFGM150
5962-0053901QYA	01295	SMJ320VC33HFGM150
5962-0053901QYC	01295	SMJ320VC33HFGM
5962-0053902QYA	<u>3</u> /	SMJ320VC33HFGM
5962-0053902QYC	<u>3</u> /	SMJ320VC33HFGM

- <u>1</u>/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- <u>2</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
 2/ Net ensite the formance are ensured a formation.
- $\underline{3}$ / Not available from an approved of supply.

Vendor CAGE number Vendor name and address

01295

Texas Instruments, Inc. Semiconductor Group 8505 Forest Ln. P.O. Box 660199 Dallas, TX 75243

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.