

PERFORMANCE SPECIFICATION SHEET

TRANSISTOR, FIELD EFFECT RADIATION HARDENED, N-CHANNEL,
SILICON, TYPES 2N7598, QUALITY LEVELS JANTXV AND JANS

This specification is approved for use by all Departments
and Agencies of the Department of Defense.

The requirements for acquiring the product described herein shall consist of
this specification sheet and [MIL-PRF-19500](#).

1. SCOPE

1.1 Scope. This specification covers the performance requirements for an N-channel, enhancement-mode, MOSFET, radiation hardened (total dose and single event effects (SEE)), power transistor. Two levels of product assurance (JANTXV and JANS) are provided for each encapsulated device. Provisions for radiation hardness assurance (RHA) to two radiation levels ("R" and "F") are provided for JANTXV and JANS product assurance level.

1.2 Package outlines. The device package outlines are as follows: a surface mount TO-276AA (U3, U3C) in accordance with [figure 1](#), and a surface mount similar to TO-276AA (U3CE) in accordance with [figure 2](#), for all encapsulated device types.

1.3 Maximum ratings. $T_A = +25^\circ\text{C}$, unless otherwise specified.

| Type | P_T (1) $T_C =$ $+25^\circ\text{C}$ | P_T $T_A =$ $+25^\circ\text{C}$ | $R_{\theta JC}$ (2) | V_{DS} | V_{DG} | V_{GS} | I_{D1} (3) (4) $T_C =$ $+25^\circ\text{C}$ | I_{D2} $T_C =$ $+100^\circ\text{C}$ | I_S | I_{DM} (5) | T_J and T_{STG} | V_{ISO} 70,000 ft. altitude |
|---------------------|---|---|---|-------------|-------------|-------------|---|---|-------------|-----------------|------------------------------------|-------------------------------------|
| | <u>W</u> | <u>W</u> | <u>$^\circ\text{C}/\text{W}$</u> | <u>V dc</u> | <u>V dc</u> | <u>V dc</u> | <u>A dc</u> | <u>A dc</u> | <u>A dc</u> | <u>A (pk)</u> | <u>$^\circ\text{C}$</u> | <u>V dc</u> |
| 2N7598U3, U3C, U3CE | 75 | 1.56 | 1.67 | 600 | 600 | ± 20 | 3.4 | 2.2 | 3.4 | 13.6 | -55 to +150 | 600 |

- (1) Derate linearly by $0.6 \text{ W}/^\circ\text{C}$ for $T_C > +25^\circ\text{C}$.
(2) See [figure 3](#), thermal impedance curves.
(3) The following formula derives the maximum theoretical I_D limit. I_D is limited by package and internal wires and may be limited by pin diameter:
- $$I_D = \sqrt{\frac{T_{JM} - T_C}{(R_{\theta JC}) \times (R_{DS(on)} \text{ at } T_{JM})}}$$
- (4) See [figure 4](#), maximum drain current graph.
(5) $I_{DM} = 4 \times I_{D1}$; I_{D1} as calculated by footnote (3).

Comments, suggestions, or questions on this document should be addressed to DLA Land and Maritime, ATTN: VAC, P.O. Box 3990, Columbus, OH 43218-3990, or emailed to Semiconductor@dla.mil. Since contact information can change, you may want to verify the currency of this address information using the ASSIST Online database at <https://assist.dla.mil/>.

AMSC N/A

DISTRIBUTION STATEMENT A. Approved for public release. Distribution is unlimited.

FSC 5961



MIL-PRF-19500/781

1.4 Primary electrical characteristics at T_c = +25°C.

| Type | Min V _{(BR)DSS} V _{GS} = 0 I _D = 1.0mA dc | V _{GS(TH)1} V _{DS} ≥ V _{GS} I _D = 1.0 mA dc | Max I _{DSS1} V _{GS} = 0 V _{DS} = 80% of rated V _D | Max r _{DS(on)} (1) V _{GS} = 12V, I _D = I _{D2} | | E _{AS} |
|---------------------|--|---|--|--|-------------------------|-----------------|
| | | | | T _J = +25°C | T _J = +150°C | |
| | <u>V dc</u> | <u>V dc</u> Min Max | <u>μA dc</u> | <u>Ω</u> | <u>Ω</u> | <u>mJ</u> |
| 2N7598U3, U3C, U3CE | 600 | 2.0 4.0 | 10.0 | 3.1 | 6.2 | 76 |

(1) Pulsed (see 4.5.1).

1.5 Part or Identifying Number (PIN). The PIN is in accordance with MIL-PRF-19500, and as specified herein. See 6.5 for PIN construction example and 6.6 for a list of available PINs.

1.5.1 JAN certification mark and quality level. The only quality level designators for encapsulated devices that are applicable for this specification sheet are the quality levels "JANTXV" and "JANS".

1.5.2 Radiation hardness assurance (RHA) designator. The RHA levels that are applicable for this specification sheet from lowest to highest are as follows: "R" and "F".

1.5.3 Device type. The designation system for the device types of transistors covered by this specification sheet are as follows.

1.5.3.1 First number and first letter symbols. The transistors of this specification sheet use the first number and letter symbols "2N".

1.5.3.2 Second number symbols. The second number symbols for the transistors covered by this specification sheet are as follows: "7598".

1.5.4 Suffix letters. The following suffix letters are incorporated in the PIN for this specification sheet:

| | |
|------|--|
| U3 | Indicates a metal lidded 3 pad surface mount package similar to a TO-276AA (SMD-0.5) (see figure 1). |
| U3C | Indicates a ceramic lidded 3 pad surface mount package similar to a TO-276AA (SMD-0.5) (see figure 1). |
| U3CE | Indicates a ceramic lidded 3 pad surface mount package with enhanced PCB mount features, similar to a TO-276AA (SMD-0.5) (see figure 2). |

1.5.5 Lead finish. The lead finishes applicable to this specification sheet are listed on QPDSIS-19500.

1.6 Radiation features.

Maximum total ionizing dose (TID) available (Dose rate = 50-300 rad(Si)/s):

For device type 2N7598U3, U3C, U3CE: 300 krads(Si) 1/

Heavy Ion Single Event Effect (SEE) Single-Event Burnout (SEB) and Single-Event Gate Rupture (SEGR) tests:


For device type 2N7598U3, U3C, U3CE:

No SEB and SEGR were observed at surface LET (see table IV herein) $\leq 83.6 \text{ MeV}\cdot\text{cm}^2/\text{mg}$ 2/
(In-situ Bias $V_{DS} = 600 \text{ V}$ and $V_{GS} = -2 \text{ V}$)

1/ Manufacturer supplying device types 2N7598U3, U3C, U3CE has performed characterization testing in accordance with MIL-STD-750, method 1019, condition A (dose rate = 50 - 300 rad(Si)/s). The radiation end point limits are guaranteed only for the conditions as specified in MIL-STD-750, method 1019, condition A to a maximum total ionizing dose level of 300 krads(Si).

2/ Manufacturer also performed heavy ion SEB and SEGR test at TAMU Radiation Effects Facility for the MOSFET technology devices in accordance with TM1080 of MIL-STD-750. Limits are characterized at initial qualification and after any design or process changes which may affect the SEE (SEB/SEGR) characteristics. For more information on SEE (SEB/SEGR) test results, customers are requested to contact the manufacturer.

MIL-PRF-19500/781




| Symbol | Dimensions | | | |
|--------------|------------|------|-------------|-------|
| | Inches | | Millimeters | |
| | Min | Max | Min | Max |
| BL | .395 | .405 | 10.04 | 10.28 |
| BW | .291 | .301 | 7.40 | 7.64 |
| CH (for U3) | | .124 | | 3.15 |
| CH (for U3C) | | .134 | | 3.39 |
| LH | .010 | .020 | 0.25 | 0.51 |
| LW1 | .281 | .291 | 7.14 | 7.39 |
| LW2 | .090 | .100 | 2.29 | 2.54 |
| LL1 | .220 | .230 | 5.59 | 5.84 |
| LL2 | .115 | .125 | 2.93 | 3.17 |
| LS1 | .150 BSC | | 3.81 BSC | |
| LS2 | .075 BSC | | 1.91 BSC | |
| Q1 | .030 | | 0.762 | |
| Q2 | .030 | | 0.762 | |
| TERM 1 | Drain | | | |
| TERM 2 | Gate | | | |
| TERM 3 | Source | | | |

NOTES:

1. Dimension are in inches.
2. Millimeters are given for information only.
3. The lid shall be electrically isolated from the drain, gate, and source.
4. In accordance with ASME Y14.5, diameters are equivalent to ϕx symbology.
5. Metal lid: U3 suffix; Ceramic lid: U3C suffix.

FIGURE 1. Dimensions and configuration (TO-276AA, SMD-0.5), with metal lid or ceramic lid.



| Symbol | Dimensions | | | |
|--------|------------|------|-------------|-------|
| | Inches | | Millimeters | |
| | Min | Max | Min | Max |
| BL | .395 | .405 | 10.04 | 10.28 |
| BW | .291 | .301 | 7.40 | 7.64 |
| CH | | .122 | | 3.09 |
| LH | .008 | .022 | 0.20 | 0.55 |
| LW1 | .271 | .281 | 6.88 | 7.14 |
| LW2 | .075 | .085 | 1.91 | 2.16 |
| LL1 | .208 | .218 | 5.28 | 5.54 |
| LL2 | .087 | .097 | 2.21 | 2.46 |
| LS1 | .165 BSC | | 4.19 BSC | |
| LS2 | .083 BSC | | 2.10 BSC | |
| LS3 | .053 BSC | | 1.35 BSC | |
| LS4 | .234 BSC | | 5.93 BSC | |
| Q1 | .060 | | 1.52 | |
| TERM 1 | Drain | | | |
| TERM 2 | Gate | | | |
| TERM 3 | Source | | | |

NOTES:

1. Dimension are in inches, Millimeters are given for information only.
2. Dimension tolerances $\pm .005$.
3. The lid shall be electrically isolated from the drain, gate, and source.
4. In accordance with ASME Y14.5, diameters are equivalent to ϕx symbology.

FIGURE 2. Dimensions and configuration (Similar to TO-276AA, SMD-0.5), with ceramic lid U3CE

2. APPLICABLE DOCUMENTS

2.1 General. The documents listed in this section are specified in sections 3 and 4 of this specification. This section does not include documents cited in other sections of this specification or recommended for additional information or as examples. While every effort has been made to ensure the completeness of this list, document users are cautioned that they must meet all specified requirements of documents cited in sections 3 and 4 of this specification, whether or not they are listed.

2.2 Government documents.

2.2.1 Specifications, standards, and handbooks. The following specifications, standards, and handbooks form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATIONS

[MIL-PRF-19500](#) - Semiconductor Devices, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

[MIL-STD-750](#) - Test Methods for Semiconductor Devices.
[MIL-STD-883](#) - Test Method Standard Microcircuits

(Copies of these documents are available online at <https://quicksearch.dla.mil/>).

2.3 Order of precedence. Unless otherwise noted herein or in the contract, in the event of a conflict between the text of this document and the references cited herein, the text of this document takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 General. The individual item requirements shall be as specified in [MIL-PRF-19500](#) and as modified herein.

3.2 Qualification. Devices furnished under this specification shall be products that are manufactured by a manufacturer authorized by the qualifying activity for listing on the applicable qualified manufacturer's list (QML) before contract award (see [4.2](#) and [6.3](#)).

3.3 Abbreviations, symbols, and definitions. Abbreviations, symbols, and definitions used herein shall be as specified in [MIL-PRF-19500](#).

3.4 Interface and physical dimensions. The interface and physical dimensions shall be as specified in [MIL-PRF-19500](#) and on [figures 1](#) (U3, U3C, surface mount TO-276AA), and [2](#) (U3CE, surface mount similar to TO-276AA).

3.4.1 Lead finish. Lead finish shall be solderable in accordance with [MIL-PRF-19500](#), [MIL-STD-750](#), and herein. Where a choice of lead finish is desired, it shall be specified in the acquisition document (see [6.2](#)).

3.4.2 Multiple chip construction. Multiple chip construction is not permitted to meet the requirements of this specification.

3.4.3 Silicone die coating. The use of a silicone die coat requires a successful completion of [MIL-STD-883, method 5011](#) on each silicone lot for its intended applications, and as part of the full [MIL-PRF-19500](#) qualification process.

3.5 Marking. Marking shall be in accordance with [MIL-PRF-19500](#).

3.6 Electrical performance characteristics. Unless otherwise specified herein, the electrical performance characteristics are as specified in 1.3, 1.4, and table I.

3.7 Electrostatic discharge sensitive (ESDS). The devices covered by this specification sheet have been classified as ESDS. The devices shall be handled in accordance with the ESD program established to comply with the requirements of MIL-PRF-19500 to avoid damage due to the accumulation of static charge. The following handling practices shall be followed:

- a. Devices should be handled on benches with conductive handling devices.
- b. Ground test equipment, tools, and personnel handling devices.
- c. Do not handle devices by the leads.
- d. Store devices in conductive foam or carriers.
- e. Avoid use of plastic, rubber, or silk in MOS areas.
- f. Maintain relative humidity above 50 percent if practical.
- g. Care should be exercised during test and troubleshooting to apply not more than maximum rated voltage to any lead.
- h. Gate shall be terminated to source, $R \leq 100 \text{ k}\Omega$, whenever bias voltage is to be applied drain to source.

3.8 Workmanship. Semiconductor devices shall be processed in such a manner as to be uniform in quality and shall be free from other defects that will affect life, serviceability, or appearance.

4. VERIFICATION

4.1 Classification of inspections. The inspection requirements specified herein are classified as follows:

- a. Qualification inspection (see 4.2).
- b. Screening (see 4.3).
- c. Conformance inspection (see 4.4 and tables I and II).

4.2 Qualification inspection. Qualification inspection shall be in accordance with MIL-PRF-19500 and as specified herein.

4.2.1 Group E qualification. Group E inspection shall be performed for qualification or re-qualification only. In case qualification was awarded to a prior revision of the specification sheet that did not request the performance of table III tests, the tests specified in table III herein that were not performed in the prior revision shall be performed on the first inspection lot of this revision to maintain qualification.

4.2.1.1 Single event effects (SEE). SEE (SEB/SEGR) shall be performed in accordance with TM1080 of MIL-STD-750 at initial qualification and after process or design changes which may affect radiation hardness (see table III and table IV). Upon qualification, manufacturers shall provide the verification test conditions from section 5 of method 1080 of MIL-STD-750 that were used to qualify the device for inclusion into section 6 of the slash sheet. End-point measurements shall be in accordance with table II. SEE characterization data shall be made available upon request of the qualifying or acquiring activity.

4.3 Screening of encapsulated devices. Screening of packaged devices shall be in accordance with table E-IV of MIL-PRF-19500, and as specified herein. The following measurements shall be made in accordance with table I herein. Devices that exceed the limits of table I herein shall not be acceptable.

| Screen (1) (2) | Measurement | |
|-------------------|---|--|
| | JANS | JANTXV |
| (3) | Gate stress test (see 4.3.1) | Gate stress test (see 4.3.1) |
| (3) | Method 3470 of MIL-STD-750, E _{AS} (see 4.3.2) | Method 3470 of MIL-STD-750, E _{AS} (see 4.3.2) |
| (3) 3c | Method 3161 of MIL-STD-750, thermal impedance, (see 4.3.3) | Method 3161 of MIL-STD-750, thermal impedance, (see 4.3.3) |
| 5 | Method 2052 of MIL-STD-750, PIND (see MIL-PRF-19500 and 4.3.5) | Not applicable |
| 9 | Subgroup 2 of table I herein | Not applicable |
| 10 | Method 1042 of MIL-STD-750, test condition B | Method 1042 of MIL-STD-750, test condition B |
| 11 | Subgroup 2 of table I herein. $\Delta I_{GSSF1} = \pm 20$ nA dc or ± 100 percent of initial value, whichever is greater. $\Delta I_{GSSR1} = \pm 20$ nA dc or ± 100 percent of initial value, whichever is greater. $\Delta I_{DSS1} = \pm 500$ nA dc or ± 100 percent of initial value, whichever is greater. | Subgroup 2 of table I herein. |
| 12 | Method 1042 of MIL-STD-750, test condition A | Method 1042 of MIL-STD-750, test condition A |
| 13 | Subgroups 2 and 3 of table I herein $\Delta I_{GSSF1} = \pm 20$ nA dc or ± 100 percent of initial value, whichever is greater. $\Delta I_{GSSR1} = \pm 20$ nA dc or ± 100 percent of initial value, whichever is greater. $\Delta I_{DSS1} = \pm 500$ nA dc or ± 100 percent of initial value, whichever is greater. $\Delta r_{DS(ON)1} = \pm 20$ percent of initial value. $\Delta V_{GS(TH)1} = \pm 20$ percent of initial value. | Subgroup 2 of table I herein $\Delta I_{GSSF1} = \pm 20$ nA dc or ± 100 percent of initial value, whichever is greater. $\Delta I_{GSSR1} = \pm 20$ nA dc or ± 100 percent of initial value, whichever is greater. $\Delta I_{DSS1} = \pm 500$ nA dc or ± 100 percent of initial value, whichever is greater. $\Delta r_{DS(ON)1} = \pm 20$ percent of initial value. $\Delta V_{GS(TH)1} = \pm 20$ percent of initial value. |
| 17 | For TO-276AA (U3 suffix) packages: Method 1081 of MIL-STD-750 (see 4.3.4), Endpoints: Subgroup 2 of table I herein. | For TO-276AA (U3 suffix) packages: Method 1081 of MIL-STD-750 (see 4.3.4), Endpoints: Subgroup 2 of table I herein. |

- (1) At the end of the test program, I_{GSSF1} , I_{GSSR1} , and I_{DSS1} are measured.
- (2) An out-of-family program to characterize I_{GSSF1} , I_{GSSR1} , I_{DSS1} and $V_{GS(th)1}$ shall be invoked.
- (3) Shall be performed anytime after temperature cycling, screen 3a; JANTXV does not need to be repeated in screening requirements.

4.3.1 Gate stress test. Apply $V_{GS} = \pm 24$ V minimum for $t = 250$ μ s minimum.

4.3.2 Single pulse avalanche energy (E_{AS}).

- a. Peak current $I_{AS} = I_{D2}$.
- b. Inductance: $\left[\frac{2E_{AS}}{(I_{D2})^2} \right] \left[\frac{V_{BR} - V_{DD}}{V_{BR}} \right]$ mH minimum.
- c. Gate to source resistor (R_{GS})..... $25 \leq R_{GS} \leq 200 \Omega$.
- d. Supply voltage (V_{DD})..... $V_{DD} = 50$ V dc, up to rated V_{DS} .
- e. Peak gate voltage (V_{GS}) 12 V, up to maximum rated V_{GS} .
- f. Initial case temperature $T_c = +25^\circ\text{C} +10^\circ\text{C}, -5^\circ\text{C}$.
- g. Number of pulses to be applied 1 pulse minimum.

4.3.3 Thermal impedance. The thermal impedance measurements shall be performed in accordance with method 3161 of [MIL-STD-750](#) using the guidelines in that method for determining I_M , I_H , t_H , t_{MD} , t_{SW} , (and V_H where appropriate). See [table III](#), group E, subgroup 4 herein.

4.3.4 Dielectric withstanding voltage. Not applicable to the U3C and U3CE packages.

- a. Magnitude of test voltage..... 1000V dc.
- b. Duration of application of test voltage.....15 seconds (min).
- c. Points of application of test voltage.....All leads to case (bunch connection).
- d. Method of connection.....Mechanical
- e. Kilovolt-ampere rating of high voltage source.....1,200 V, 1.0 mA (min).
- f. Maximum leakage current..... 0.01 mA
- g. Voltage ramp up time.....500 V/second

4.3.5 PIND. Not applicable in screening when devices are processed using alternative method and flow requirements approved by the qualifying activity, that includes incorporating the use of certified clean processing and silicone die coat. Instead, the PIND test performance shall be performed in group B3 and group C3, on a lot sample basis. PIND failures detected in group B or C will represent lot jeopardy and shall be evaluated for root cause and lot integrity.

4.4 Conformance inspection. Conformance inspection shall be in accordance with [MIL-PRF-19500](#).

4.4.1 Group A inspection. Group A inspection shall be conducted in accordance with table E-V of [MIL-PRF-19500](#) and [table I](#) herein.

4.4.2 Group B inspection. Group B inspection shall be conducted in accordance with the conditions specified for subgroup testing in table E-VIA (JANS) and table E-VIB (JANTXV) of [MIL-PRF-19500](#), and as follows.

4.4.2.1 Quality level JANS (table E-VIA of [MIL-PRF-19500](#)).

| <u>Subgroup</u> | <u>Method</u> | <u>Condition</u> |
|-----------------|---------------|--|
| B3 | 1051 | Test condition G, 100 cycles. |
| B3 | 2077 | Scanning electron microscope (SEM). |
| B3 | 2052 | PIND, required if not performed in screening. (22 devices, c = 0 for large lots, 12 devices, c = 0 for small lots). |
| B4 | 1042 | Intermittent operation life, condition D, $t_{on} = 30$ seconds minimum. |
| B5 | 1042 | Accelerated steady-state gate bias, condition B, $V_{GS} = \text{rated}$; $T_A = +175^\circ\text{C}$, $t = 24$ hours minimum; or $T_A = +150^\circ\text{C}$, $t = 48$ hours minimum. |
| B5 | 1042 | Accelerated steady-state reverse bias, condition A, $V_{DS} = \text{rated}$; $T_A = +175^\circ\text{C}$, $t = 120$ hours minimum; or $T_A = +150^\circ\text{C}$, $t = 240$ hours minimum. |
| B5 | 2037 | Test condition D. |

4.4.2.2 Quality level JANTXV (table E-VIB of [MIL-PRF-19500](#)).

| <u>Subgroup</u> | <u>Method</u> | <u>Condition</u> |
|-----------------|---------------|--|
| B2 | 1051 | Test condition G, 25 cycles. |
| B3 | 1042 | Intermittent operation life, condition D, $t_{on} = 30$ seconds minimum. |

4.4.3 Group C inspection. Group C inspection shall be conducted in accordance with the conditions specified for subgroup testing in table E-VII of [MIL-PRF-19500](#) and as follows.

| <u>Subgroup</u> | <u>Method</u> | <u>Condition</u> |
|-----------------|---------------|--|
| C3 | 2052 | PIND, required if not performed in screening. (JANS only, 22 devices, c = 0 for large lots, 12 devices, c = 0 for small lots). |
| C5 | 3161 | See 4.3.3 , $R_{\theta JC} = 1.67$ °C/W. |
| C6 | 1042 | Intermittent operation life, condition D, $t_{on} = 30$ seconds minimum. |

4.4.4 Group D inspection. Group D inspection shall be conducted in accordance with table E-VIII of [MIL-PRF-19500](#) and [table II](#) herein.

4.4.5 Group E inspection. Group E inspection shall be conducted in accordance with the conditions specified for subgroup testing in table E-IX of [MIL-PRF-19500](#) and as specified in [table III](#) herein.

4.5 Methods of inspection. Methods of inspection shall be as specified in the appropriate tables and as follows.

4.5.1 Pulse measurements. Conditions for pulse measurement shall be as specified in section 4 of [MIL-STD-750](#).

TABLE I. Group A inspection.

| Inspection <u>1/</u> | MIL-STD-750 | | Symbol | Limits | | Unit |
|--|-------------|---|-----------------|--------|------|---------------|
| | Method | Condition | | Min | Max | |
| <u>Subgroup 1</u> | | | | | | |
| Visual and mechanical inspection | 2071 | | | | | |
| <u>Subgroup 2</u> | | | | | | |
| Thermal impedance <u>2/</u> | 3161 | See 4.3.3 | $Z_{\theta JC}$ | | | $^{\circ}C/W$ |
| Breakdown voltage drain to source | 3407 | | $V_{(BR)DSS}$ | | | |
| 2N7598U3, U3C, U3CE | | Bias condition C, $V_{GS} = 0 V$, $I_D = 1 mA$ dc | | 600 | | V dc |
| Gate to source voltage (threshold) | 3403 | $V_{DS} \geq V_{GS}$, $I_D = 1 mA$ dc | $V_{GS(TH)1}$ | 2.0 | 4.0 | V dc |
| Gate current | 3411 | $V_{GS} = +20 V$ dc, bias condition C, $V_{DS} = 0 V$ | I_{GSSF1} | | +100 | nA dc |
| Gate current | 3411 | $V_{GS} = -20 V$ dc, bias condition C, $V_{DS} = 0 V$ | I_{GSSR1} | | -100 | nA dc |
| Drain current | 3413 | $V_{GS} = 0 V$ dc, bias condition C, $V_{DS} = 80$ percent of rated V_{DS} , | I_{DSS1} | | 10.0 | μA dc |
| Static drain to source on-state resistance | 3421 | $V_{GS} = 12 V$ dc, condition A, pulsed (see 4.5.1), $I_D = I_{D2}$ | $r_{DS(ON)1}$ | | 3.1 | Ω |
| 2N7598U3, U3C, U3CE | | | | | | |
| Forward voltage | 4011 | $V_{GS} = 0 V$ dc, condition A, $I_D = I_{D1}$ | V_{SD} | | 1.2 | V dc |

See footnotes at end of table.

TABLE I. Group A inspection - Continued.

| Inspection <u>1/</u> | MIL-STD-750 | | Symbol | Limits | | Unit |
|--|-------------|--|---------------|--------|-----------|------------------|
| | Method | Condition | | Min | Max | |
| <u>Subgroup 3</u> | | | | | | |
| High temperature operation | | $T_C = T_J = +125^\circ\text{C}$ | | | | |
| Gate current | 3411 | $V_{GS} = \pm 20\text{ V dc}$, bias condition C, $V_{DS} = 0\text{ V}$ | I_{GSS2} | | ± 200 | nA dc |
| Drain current | 3413 | $V_{GS} = 0\text{ V dc}$, bias condition C, $V_{DS} = 80\text{ percent of rated } V_{DS}$ | I_{DSS2} | | 25 | $\mu\text{A dc}$ |
| Static drain to source on-state resistance 2N7598U3, U3C, U3CE | 3421 | $V_{GS} = 12\text{ V dc}$, condition A, pulsed (see 4.5.1), $I_D = I_{D2}$ | $r_{DS(ON)3}$ | | 6.44 | Ω |
| Gate to source voltage (threshold) | 3403 | $V_{DS} \geq V_{GS}$, $I_D = 1\text{ mA dc}$ | $V_{GS(TH)2}$ | 1.0 | | V dc |
| Low temperature operation | | $T_C = T_J = -55^\circ\text{C}$ | | | | |
| Gate to source voltage (threshold) | 3403 | $V_{DS} \geq V_{GS(TH)3}$, $I_D = 1\text{ mA dc}$ | $V_{GS(TH)3}$ | | 5.0 | V dc |
| <u>Subgroup 4</u> | | | | | | |
| Forward transconductance 2N7598U3, U3C, U3CE | 3475 | $I_D = I_{D2}$, $V_{DD} = 15\text{ V dc}$ (see 4.5.1) | g_{FS} | 3.4 | | S |
| Switching Time Tests | 3472 | $I_D = I_{D1}$, $V_{GS} = 12\text{ V dc}$, $R_G = 7.5\ \Omega$, $V_{DD} = 50\text{ percent rated } V_{DS}$ | | | | |
| Turn-On Delay Time 2N7598U3, U3C, U3CE | | | $t_{d(on)}$ | | 25 | ns |
| Rise Time 2N7598U3, U3C, U3CE | | | t_r | | 17 | ns |
| Turn-Off Delay Time 2N7598U3, U3C, U3CE | | | $t_{d(off)}$ | | 44 | ns |
| Fall Time 2N7598U3, U3C, U3CE | | | t_f | | 17 | ns |

See footnotes at end of table.

TABLE I. Group A inspection - Continued.

| Inspection <u>1/</u> | MIL-STD-750 | | Symbol | Limits | | Unit |
|--|-------------|---|----------|--------|-----|------|
| | Method | Condition | | Min | Max | |
| <u>Subgroup 5</u> | | | | | | |
| Safe operating area test | 3474 | See figure 5 , $t_p = 10$ ms min. $V_{DS} = 80$ percent of max. rated V_{DS} | | | | |
| Electrical measurements | | See table I , subgroup 2 | | | | |
| <u>Subgroup 6</u> | | | | | | |
| Not applicable | | | | | | |
| <u>Subgroup 7</u> | | | | | | |
| Gate charge | 3471 | Condition B, $I_D = I_{D1}$, $V_{GS} = 12$ V dc $V_{DD} = 50$ percent of rated V_{DS} | Q_G | | | |
| On-state gate charge and turn-off gate charge | | | | | | |
| 2N7598U3, U3C, U3CE | | | | | 52 | nC |
| Gate to source charge (turn-on and turn-off) | | | Q_{GS} | | | |
| 2N7598U3, U3C, U3CE | | | | | 14 | nC |
| Gate to drain charge (turn-on and turn-off) | | | Q_{GD} | | | |
| 2N7598U3, U3C, U3CE | | | | | 17 | nC |
| Reverse recovery time | 3473 | Condition A, $di/dt = -100$ A/ μ s, $V_{DD} \leq 50$ V, $I_D = I_{D1}$ | t_{rr} | | | |
| 2N7598U3, U3C, U3CE | | | | | 741 | ns |

1/ For sampling plan, see [MIL-PRF-19500](#).

2/ For end-point measurements, this test is required for the following subgroups:

Group B, subgroups 2 and 3 (JANTXV).

Group B, subgroups 3 and 4 (JANS).

Group C, subgroup 2 and 6.

Group E, subgroup 1.

TABLE II. Group D inspection.

| Inspection <u>1/ 2/ 3/</u> | MIL-STD-750 | | Symbol | Pre-irradiation limits | | Post-irradiation limits | | Unit |
|--|-------------|---|---------------|------------------------|------|-------------------------|------|------------------|
| | Method | Conditions | | R and F | | R and F | | |
| | | | | Min | Max | Min | Max | |
| <u>Subgroup 1 3/</u> Not applicable <u>Subgroup 2</u> | | $T_C = + 25^\circ\text{C}$ | | | | | | |
| Steady-state total dose irradiation (V_{GS} bias) <u>5/</u> | 1019 | Condition A, $V_{GS} = 12\text{ V}$; $V_{DS} = 0$ | | | | | | |
| Steady-state total dose irradiation (V_{DS} bias) <u>5/</u> | 1019 | Condition A, $V_{GS} = 0$; $V_{DS} = 80$ percent of rated $V_{DS}(\text{pre-irradiation})$ | | | | | | |
| End-point electricals: | | | | | | | | |
| Breakdown voltage, drain to source 2N7598U3, U3C, U3CE | 3407 | Bias condition C, $V_{GS} = 0$; $I_D = 1\text{ mA}$ | $V_{(BR)DSS}$ | 600 | | 600 | | V dc |
| Gate to source voltage (threshold) | 3403 | $V_{DS} \geq V_{GS}$, $I_D = 1\text{ mA}$ | $V_{GS(th)1}$ | 2.0 | 4.0 | 2.0 | 4.0 | V dc |
| Gate current | 3411 | Bias condition C, $V_{GS} = +20\text{ V}$; $V_{DS} = 0$ | I_{GSSF1} | | 100 | | 100 | nA dc |
| Gate current | 3411 | Bias condition C, $V_{GS} = -20\text{ V}$; $V_{DS} = 0$ | I_{GSSR1} | | -100 | | -100 | nA dc |
| Drain current | 3413 | Bias condition C, $V_{GS} = 0$; $V_{DS} = 80$ percent of rated V_{DS} (pre-irradiation) | I_{DSS} | | 10.0 | | 10.0 | μA dc |
| Static drain to source on-state voltage 2N7598U3, U3C, U3CE | 3405 | $V_{GS} = 12\text{ V}$; $I_D = I_{D2}$ condition A, pulsed (see 4.5.1) | $V_{DS(on)}$ | | 6.82 | | 6.82 | V dc |
| <u>6/</u> Forward voltage source drain diode | 4011 | Bias condition A, $V_{GS} = 0$; $I_D = I_{D1}$ | V_{SD} | | 1.2 | | 1.2 | V dc |

1/ For sampling plan, see [MIL-PRF-19500](#). Unless otherwise specified, electrical characteristics for the U3 suffix devices are identical to the U3C and U3CE suffix devices.

2/ Group D qualification may be performed prior to lot formation. Wafers qualified to these group D QCI requirements may be used for any other specification sheets utilizing the same die design.

3/ See [6.2.e](#) herein.

4/ At the manufacturer's option, group D samples need not be subjected to the screening tests, and may be assembled in its qualified package or in any qualified package that the manufacturer has data to correlate the performance to the designated package.

5/ Separate samples shall be pulled for each bias.

6/ Group D samples are built and tested in T0-3 packages. The equivalent pre-radiation and post radiation limit for $V_{DS(on)}$ in the T0-3 package is also 6.82V dc for the 2N7598U3, U3C, and U3CE devices.


TABLE III. Group E inspection (all quality levels) for qualification or re-qualification only.

| Inspection | MIL-STD-750 | | Sample plan |
|--|-------------|---|---------------------|
| | Method | Conditions | |
| <u>Subgroup 1</u> | | | 45 devices c = 0 |
| Temperature cycling | 1051 | -55°C to +150°C, 500 cycles | |
| Hermetic seal Fine leak Gross leak | 1071 | As applicable. | |
| Electrical measurements | | See table I , subgroup 2 herein. | |
| <u>Subgroup 2 1/</u> | | | 45 devices c = 0 |
| Steady-state gate bias | 1042 | Condition B, 1,000 hours. | |
| Electrical measurements | | See table I , subgroup 2 herein. | |
| Steady-state reverse bias | 1042 | Condition A, 1,000 hours. | |
| Electrical measurements | | See table I , subgroup 2 herein. | |
| <u>Subgroup 3</u> | | | n = 45, c = 0 |
| Not applicable | | | |
| <u>Subgroup 4</u> | | | Sample size N/A |
| Thermal impedance curves | | See MIL-PRF-19500 . | |
| <u>Subgroup 5</u> | | | 3 devices c = 0 |
| Barometric pressure | 1001 | To 70,000 feet | |
| <u>Subgroup 10</u> | | | 22 devices c = 0 |
| Commutating diode for safe operating area test procedure for measuring dv/dt during reverse recovery of power MOSFET transistors or insulated gate bipolar transistors | 3476 | | |
| <u>Subgroup 11</u> | | | 3 devices |
| SEE 2/ 3/ | 1080 | See MIL-STD-750 method 1080 and 6.2 . | |

1/ A separate sample for each test shall be pulled.

2/ Group E qualification of SEE testing may be performed prior to lot formation. Qualification may be extended to other specification sheets utilizing the same structurally identical die design.


3/ Device qualification to a higher level linear energy transfer (LET) is sufficient to qualify all lower level LETs.



2N7598U3, U3C, U3CE


FIGURE 3. Thermal response curve.

Maximum Current Rating



2N7598U3, U3C, U3CE

FIGURE 4. Maximum drain current versus case temperature graphs.



2N7598U3, U3C, U3CE

FIGURE 5. Safe operating area graph.

5. PACKAGING

5.1 Packaging. For acquisition purposes, the packaging requirements shall be as specified in the contract or order (see 6.2). When packaging of materiel is to be performed by DoD or in-house contractor personnel, these personnel need to contact the responsible packaging activity to ascertain packaging requirements. Packaging requirements are maintained by the Inventory Control Point's packaging activities within the Military Service or Defense Agency, or within the Military Service's system commands. Packaging data retrieval is available from the managing Military Department's or Defense Agency's automated packaging files, CD-ROM products, or by contacting the responsible packaging activity.

6. NOTES

(This section contains information of a general or explanatory nature that may be helpful, but is not mandatory. The notes specified in [MIL-PRF-19500](#) are applicable to this specification.)

6.1 Intended use. Semiconductors conforming to this specification are intended for original equipment design applications and logistic support of existing equipment.

6.2 Acquisition requirements. Acquisition documents should specify the following:


- a. Title, number, and date of this specification.
- b. Packaging requirements (see 5.1).
- c. Lead finish (see 3.4.1).
- d. The complete PIN, see 1.5 and 6.6.
- e. For acquisition of RHA designated devices, [table II](#), subgroup 1 testing of group D herein is optional. If subgroup 1 is desired, it should be specified in the contract or order.
- f. If SEE testing data is desired, it should be specified in the contract or order.
- g. If specific SEE characterization conditions are desired (see section 6.7 and [table IV](#)), manufacturer's cage code should be specified in the contract or order.

6.3 Qualification. With respect to products requiring qualification, awards will be made only for products which are, at the time of award of contract, qualified for inclusion in Qualified Manufacturers List (QML 19500) whether or not such products have actually been so listed by that date. The attention of the contractors is called to these requirements, and manufacturers are urged to arrange to have the products that they propose to offer to the Federal Government tested for qualification in order that they may be eligible to be awarded contracts or orders for the products covered by this specification. Information pertaining to qualification of products may be obtained from DLA Land and Maritime, ATTN: VQE, P.O. Box 3990, Columbus, OH 43218-3990 or e-mail vqe.chief@dla.mil. An online listing of products qualified to this specification may be found in the Qualified Products Database (QPD) at <https://qpldocs.dla.mil>.

6.4 Substitution information. Devices covered by this specification are substitutable for the manufacturer's and user's Part or Identifying Number (PIN) (without JAN and RHA prefix). This information in no way implies that manufacturer's PINs are substitutable for the military PIN.

| Preferred types military PIN | Commercial PIN |
|------------------------------|----------------|
| 2N7598U3 | IRHNJ67C30 |
| 2N7598U3C | IRHNJC67C30 |
| 2N7598U3CE | IRHNKC67C30 |

6.5 PIN construction example. The PINs for encapsulated devices are constructed using the following form.



6.6 List of PINs. The following is a list of possible PINs (without JAN brand) available on this specification sheet.

| | | |
|-----------------|------------------|-------------------|
| JANTXVF2N7598U3 | JANTXVF2N7598U3C | JANTXVF2N7598U3CE |
| JANTXVR2N7598U3 | JANTXVR2N7598U3C | JANTXVR2N7598U3CE |
| JANSF2N7598U3 | JANSF2N7598U3C | JANSF2N7598U3CE |
| JANSR2N7598U3 | JANSR2N7598U3C | JANSR2N7598U3CE |

The PIN is also available without a RHA designator.

6.7 Application data.

6.7.1 Manufacturer specific irradiation data. Each manufacturer qualified to this specification sheet has characterized its devices to the requirements of MIL-STD-750 method 1080 and as specified herein. Since each manufacturer's characterization conditions can be different and can vary by the version of method 1080 qualified to, the MIL-STD-750 method 1080 revision version date and conditions used by each manufacturer for characterization have been listed here (see table IV) for information only. SEE (SEB and SEGR) conditions and figures listed in section 6 are current of the date of this specification sheet, please contact the manufacturer for the most recent conditions.


TABLE IV. Manufacturers characterization conditions.

| Manufacturers CAGE | Inspection <u>1/</u> | MIL-STD-750 | | Sample plan |
|--|----------------------------------|-------------|---|-------------|
| | | Method | Conditions | |
| 69210 (Applicable to devices with a date code of June 2021 and newer) | SEE <u>2/</u> | 1080 | See MIL-STD-750 method 1080 and figure 6. | 3 devices |
| | Pre SEE Electrical measurements | | I _{GSSF1} , I _{GSSR1} , and I _{DSS1} in accordance with table I, subgroup 2 | |
| | SEE irradiation | | Fluence = 3E5 ±20 percent ions/cm ² Flux = 4E3 to 4E4 ions/cm ² /sec, temperature = 25 ±5°C | |
| | 2N7598U3, U3C, U3CE | | Surface LET = 28.5 MeV-cm2/mg ±5%, range = 125.6 μm ±5%, Kr ion energy = 977 MeV ±5% | |
| | Post SEE Electrical measurements | | (Typical 11.64 MeV/Nucleon at Texas A & M Cyclotron) I _{GSSF1} , I _{GSSR1} , and I _{DSS1} in accordance with table I, subgroup 2 | |
| 69210 | SEE <u>2/</u> | 1080 | See MIL-STD-750 method 1080 and figure 6 | 3 devices |
| | Pre SEE Electrical measurements | | I _{GSSF1} , I _{GSSR1} , and I _{DSS1} in accordance with table I, subgroup 2 | |
| | SEE irradiation | | Fluence = 3E5 ±20 percent ions/cm ² Flux = 4E3 to 4E4 ions/cm ² /sec, temperature = 25 ±5°C | |
| | 2N7598U3, U3C, U3CE | | Surface LET = 54 MeV-cm2/mg ±7.5%, range = 132.2 μm ±10%, Xe ion energy = 1660 MeV ±5% | |
| | Post SEE Electrical measurements | | I _{GSSF1} , I _{GSSR1} , and I _{DSS1} in accordance with table I, subgroup 2 | |
| 69210 | SEE <u>2/</u> | 1080 | See MIL-STD-750 method 1080 and figure 6 | 3 devices |
| | Pre SEE Electrical measurements | | I _{GSSF1} , I _{GSSR1} , and I _{DSS1} in accordance with table I, subgroup 2 | |
| | SEE irradiation | | Fluence = 3E5 ±20 percent ions/cm ² Flux = 4E3 to 4E4 ions/cm ² /sec, temperature = 25 ±5°C | |
| | 2N7598U3, U3C, U3CE | | Surface LET = 83.6 MeV-cm2/mg ±5%, range = 130.7 μm ±5%, Au ion energy = 2494 MeV ±5% | |
| | Post SEE Electrical measurements | | In-situ bias conditions: V _{DS} = 600 V and V _{GS} = -2 V (Typical 12.66 MeV/Nucleon at Texas A & M Cyclotron) I _{GSSF1} , I _{GSSR1} , and I _{DSS1} in accordance with table I, subgroup 2 | |

Upon qualification, all manufacturers shall provide the verification test conditions to be added to this table.

TABLE IV. Manufacturers characterization conditions - continued.

- 1/ Unless otherwise specified, electrical characteristics for the U3 suffix devices are identical to the U3C, U3E, and U3CE suffix devices.
- 2/ I_{GSSF1} , I_{GSSR1} , and I_{DSS1} parameters were examined before and following SEE irradiation to determine acceptability for each bias conditions. Other test conditions in accordance with [table I](#), subgroup 2, may be performed at the manufacturer's option.
- 3/ Manufacturer performed heavy ion SEE (SEB/SEGR) test at TAMU Radiation Effects Facility for the MOSFET technology devices in accordance with TM1080 of MIL-STD-750. No single event burnout (SEB) and Single event gate rupture (SEGR) were observed to surface LET as stated above table IV and safe operating area (see figure 5). Limits are characterized at initial qualification and after any design or process changes which may affect the SEE(SEB/SEGR) characteristics. For more information on SEE (SEB/SEGR) test results, customers are requested to contact the manufacturer.



2N7598U3, U3C, U3CE

FIGURE 6. SEE safe operating area graph.

6.8 Request for new types and configurations. Requests for new device types or configurations for inclusions in this specification sheet should be submitted to: DLA Land and Maritime, ATTN: VAC, Post Office Box 3990, Columbus, OH 43218-3990 or by electronic mail at Semiconductor@dla.mil or by facsimile (614) 692-6939 or DSN 850-6939.

Custodians:
 Army - CR
 Navy - SH
 Air Force - 85
 NASA - NA
 DLA - CC

Preparing activity:
 DLA - CC

(Project 5961-2021-081)

Review activity:
 Army - AV, MI
 Air force - 19

NOTE: The activities listed above were interested in this document as of the date of this document. Since organizations and responsibilities can change, you should verify the currency of the information above using the ASSIST Online database at <https://assist.dla.mil/>.