The documentation and process conversion measures necessary to comply with this revision shall be completed by 24 January 2021.

INCH-POUND

MIL-PRF-19500/713F
W/AMENDMENT 4
22 October 2021
SUPERSEDING
MIL-PRF-19500/713F
W/AMENDMENT 3
8 January 2021

PERFORMANCE SPECIFICATION SHEET

TRANSISTOR, FIELD EFFECT, RADIATION HARDENED, P-CHANNEL, SILICON, DEVICE TYPES 2N7549, AND 2N7550, JANTXVR, F AND JANSR, F

This specification is approved for use by all Departments and Agencies of the Department of Defense.

The requirements for acquiring the product described herein shall consist of this specification sheet and MIL-PRF-19500.

1. SCOPE

* 1.1 Scope. This specification covers the performance requirements for a P-channel, enhancement-mode, MOSFET, radiation hardened (total dose and single event effects (SEE)), power transistor. Two levels of product assurance (JANTXV and JANS) are provided for each device type as specified in MIL-PRF-19500, with avalanche energy maximum rating (E_{AS}) and maximum avalanche current (I_{AS}) for use in particular power-switching applications. Provisions for radiation hardness assurance (RHA) to three radiation levels ("R", "F", and "H") are provided for JANTXV and JANS product assurance levels. See 6.7 for JANHC and JANKC die versions.

1.2 Package outlines. The device package outlines are as follows: TO-254AA in accordance with figure 1, TO-254AA tab-less with formed leads (D1) in accordance with figure 2, TO-254AA tab-less with straight leads (D4) in accordance with figure 3, and SMD2 TO-276AC (U2) in accordance with figure 4, SMD2 TO-276AC with lead option (U2L) in accordance with figure 5, SMD2 TO-276AC with carrier board option (U2S) in accordance with figure 6, and surface mount (U2A) in accordance with figure 7, for all encapsulated device types. The dimensions and topography for JANHC and JANKC unencapsulated die are as listed in slash sheet MIL-PRF-19500/741.

1.3 Maximum ratings. Unless otherwise specified, T_A = +25°C.

Type	P_T (1) T_C = +25°C	P_T T_A = +25°C (free air)	$R_{\theta JC}$ (2)	V_{DS}	V_{DG}	V_{GS}	I_{D1} (3) (4) T_C = +25°C	I_{D2} (3) (4) T_C = +100°C	I_S	I_{DM} (5)	V_{ISO} 70,000 foot altitude	T_J and T_{STG}
	W	W	°C/W	V dc	V dc	V dc	A dc	A dc	A dc	A(pk)	V dc	°C
2N7550T1, D1, D4	208	2.6	0.60	-100	-100	±20	-45	-28.5	-45	-180	100	-55 to +150
2N7550U2, U2A, U2L, U2S	250	1.6	0.50	-100	-100	±20	-47	-30	-47	-188	100	
2N7549T1, D1, D4	208	2.6	0.60	-200	-200	±20	-30	-19	-30	-120	200	
2N7549U2, U2A, U2L, U2S	250	1.6	0.50	-200	-200	±20	-33.5	-21	-33.5	-134	200	

(1) Derate linearly by 2.0 W/°C (U2) or 1.67 W/°C (T1) for T_C > +25°C.
(2) See figure 8, thermal impedance curves.
(3) The following formula derives the maximum theoretical I_D limit. I_D is limited by package design and device construction, to 45 A for T1 or limited to 56 A for U2, U2A, U2L, and U2S:

$$I_D = \sqrt{\frac{T_{JM} - T_C}{(R_{\theta JC}) \times (R_{DS}(on) \text{ at } T_{JM})}}$$

(4) See figure 9, maximum drain current graph.
(5) I_{DM} = 4 X I_{D1}, as defined in note (3).

Comments, suggestions, or questions on this document should be addressed to DLA Land and Maritime, ATTN: VAC, P.O. Box 3990, Columbus, OH 43218-3990, or emailed to Semiconductor@dla.mil. Since contact information can change, you may want to verify the currency of this address information using the ASSIST Online database at https://assist.dla.mil/.

AMSC N/A
FSC 5961

DISTRIBUTION STATEMENT A. Approved for public release. Distribution is unlimited.

1.4 Primary electrical characteristics. Unless otherwise specified, T_C = +25°C.

Type	Min $V_{(BR)DSS}$ V_{GS} = 0 I_D = 1.0 mA dc	$V_{GS(TH)}$ $V_{DS} \geq V_{GS}$ I_D = 1.0 mA dc		Max I_{DSS1} V_{GS} = 0 V_{DS} = 80 percent of rated V_{DS}	Max $r_{DS(ON)}$ (1) V_{GS} = 12 V dc T_J = +25°C at I_{D2}	Max $r_{DS(ON)}$ (1) V_{GS} = 12 V dc T_J = +150°C at I_{D2}	E_{AS} at I_{D1}	I_{AS}
	V dc	V dc Min	V dc Max	µA dc	ohm	Ohm	mJ	A
2N7550D1, T1, D4	-100	-2.0	-4.0	-10	0.050	0.103	480	-45
2N7550U2, U2A, U2L, U2S	-100	-2.0	-4.0	-10	0.049	0.113	400	-47
2N7549D1, T1, D4	-200	-2.0	-4.0	-10	0.103	0.232	332	-30
2N7549U2, U2A, U2L, U2S	-200	-2.0	-4.0	-10	0.102	0.224	303	-33.5

(1) Pulsed (see 4.5.1).

1.5 Part or Identifying Number (PIN). The PIN is in accordance with MIL-PRF-19500, and as specified herein. See 6.4 for PIN construction example and 6.5 for a list of available PINs.

1.5.1 JAN certification mark and quality level for encapsulated devices. The quality level designators for encapsulated devices that are applicable for this specification sheet from the lowest to the highest level are as follows: "JANTXV" and "JANS".

1.5.2 JAN brand and quality level designators for unencapsulated devices (die). See 6.7 for unencapsulated devices.

* 1.5.3 RHA designator. The RHA levels that are applicable for this specification sheet from lowest to highest are as follows: "R", "F", and “H”.

1.5.4 Device type. The designation system for the device types of transistors covered by this specification sheet are as follows.

1.5.4.1 First number and first letter symbols. The transistors of this specification sheet are identified by the first number and letter symbols "2N".

1.5.4.2 Second number symbols. The second number symbols for the transistor covered by this specification sheet are as follows: "7549" and "7550".

1.5.4.3 Suffix letters. The suffix letters "T1" are used on devices that are packaged in the TO-254AA package of figure 1. The suffix letters "D1" are used on devices packaged in the TO-254AA (tab-less with formed leads) package of figure 2. The suffix letters "D4" are used on devices packaged in the TO-254AA (tab-less with straight leads) package of figure 3. The suffix letters "U2" are used on devices packaged in the SMD2 TO-276AC (U2) package of figure 4. The suffix letters "U2L" are used on devices that are packaged in the SMD2 TO-276AC package and have additional flat leads added, see figure 5. The suffix letters "U2S" are used on devices that are packaged in the SMD2 TO-276AC package mounted to a carrier board, see figure 6. The suffix letters "U2A" are used on surface mount devices of figure 7.

1.5.5 Lead finish. The lead finishes applicable to this specification sheet are listed on QPDSIS-19500.

* 1.6 Radiation features:

Maximum total ionizing dose (TID) available (Dose rate = 50-300 rad(Si)/s):

For device type 2N7549 (T1): .... 1 Mrads(Si) 1/
For device types 2N7549 (D4, T1,U2) and 2N7550(D4, D1): .... 300 krads(Si) 1/
For device types 2N7549(U2, U2A) and 2N7550(T1, U2, U2A):.................................... 300 krads(Si) 1/

Heavy Ion Single Event Effect (SEE) SEB and SEGR test:

For device type 2N7549 (D4, T1, U2, U2A):
No SEB and SEGR were observed at surface LET (see table V) .... ≤ 84 MeV·cm^2/mg 2/
(In-situ Bias V_{DS} = -200 V and V_{GS} = 10 V)
(In-situ Bias V_{DS} = -35 V and V_{GS} = 15 V)

For device type 2N7550 (D4, T1, U2, U2A):
No SEB and SEGR were observed at surface LET (see table V) .... ≤ 84 MeV·cm^2/mg 2/
(In-situ Bias V_{DS} = -100 V and V_{GS} = 10 V)
(In-situ Bias V_{DS} = -30 V and V_{GS} = 15 V)

1/ Manufacturer supplying device types 2N7549 and 2N7550 has performed characterization testing in accordance with MIL-STD-750, method 1019, condition A (dose rate = 50 - 300 rad(Si)/s). The radiation end point limits are guaranteed only for the conditions as specified in MIL-STD-750, method 1019, condition A to a maximum total ionizing dose level of 100krads (Si), 300 krads(Si) and 1 Mrads(Si).

2/ Manufacturer also performed heavy ion SEB and SEGR test at Brookhaven Radiation Effects Facility for the MOSFET technology devices in accordance with TM1080 of MIL-STD-750. Limits are characterized at initial qualification and after any design or process changes which may affect the SEE (SEB/SEGR) characteristics. For more information on SEE (SEB/SEGR) test results, customers are requested to contact the manufacturer.



Ltr	Dimensions				Notes
	Inches		Millimeters		
	Min	Max	Min	Max	
BL	.535	.545	13.59	13.84	
CH	.249	.260	6.33	6.60	
LD	.035	.045	0.89	1.14	
LL	.510	.570	12.95	14.48	3
LO	.150 BSC		3.81 BSC		
LS	.150 BSC		3.81 BSC		
MHD	.139	.149	3.53	3.79	
MHO	.665	.685	16.89	17.40	
TL	.790	.800	20.07	20.32	4
TT	.040	.050	1.02	1.27	
TW	.535	.545	13.59	13.84	4
Term 1	Drain				
Term 2	Source				
Term 3	Gate				

NOTES:
1. Dimensions are in inches.
2. Millimeters are given for general information only.
3. Protrusion thickness of ceramic eyelets included in dimension LL.
4. All terminals are isolated from case.
* 5. In accordance with ASME Y14.5, diameters are equivalent to ϕx symbology.

FIGURE 1. Physical dimensions for TO-254AA (2N7549T1 and 2N7550T1).



Symbol	Dimensions			
	Inches		Millimeters	
	Min	Max	Min	Max
BL	.535	.545	13.59	13.84
BW	.535	.545	13.59	13.84
CH	.249	.260	6.32	6.60
LB1		.09		2.29
LB2		.09		2.29
LD	.035	.045	.89	1.14
LL		.34		8.64
LO1		.140		3.56
LO2		.10		0.25
LS	.150 BSC		3.81 BSC	
OAL	.865	.895	21.97	22.73
PT		.033		0.84
R		.060		1.52
TERM 1	Drain			
TERM 2	Source			
TERM 3	Gate			

NOTES:
1. Dimensions are in inches.
2. Millimeters are given for general information only.
3. Protrusion thickness (PT) of ceramic eyelets included in dimension LL.
4. All terminals are isolated from case.
* 5. In accordance with ASME Y14.5, diameters are equivalent to ϕx symbology.

FIGURE 2. Physical dimensions for TO-254AA tab-less package with formed leads (2N7549D1 and 2N7550D1).



Ltr	Dimensions				Notes
	Inches		Millimeters		
	Min	Max	Min	Max	
BL	.535	.545	13.59	13.84	
BW	.535	.545	13.59	13.84	
CH	.249	.260	6.32	6.60	
LD	.035	.045	0.89	1.14	
LL	.510	.685	12.95	17.40	3
LO	.150 BSC		3.81 BSC		
LS	.150 BSC		3.81 BSC		
PT		.033		0.84	3
Term 1	Drain				
Term 2	Source				
Term 3	Gate				

NOTES:
1. Dimensions are in inches.
2. Millimeters are given for general information only.
3. Protrusion thickness (PT) of ceramic eyelets included in dimension LL.
4. All terminals are isolated from case.
* 5. In accordance with ASME Y14.5, diameters are equivalent to ϕx symbology.

FIGURE 3. Physical dimensions for TO-254AA tab-less package (D4).



Symbol	Dimensions			
	Inches		Millimeters	
	Min	Max	Min	Max
BL	.685	.695	17.40	17.65
BW	.520	.530	13.21	13.46
CH		.142		3.61
LH	.010	.020	0.25	0.51
LW1	.435	.445	11.05	11.30
LW2	.135	.145	3.43	3.68
LL1	.470	.480	11.94	12.19
LL2	.152	.162	3.86	4.12
LS1	.240 BSC		6.10 BSC	
LS2	.120 BSC		3.05 BSC	
Q1	.035		0.89	
Q2	.050		1.27	
TERM 1	Drain			
TERM 2	Gate			
TERM 3	Source			

NOTES:
1. Dimensions are in inches.
2. Millimeters are given for general information only.
* 3. In accordance with ASME Y14.5, diameters are equivalent to ϕx symbology.
4. Terminal 1 – Drain, Terminal 2 – Gate, Terminal 3 – Source.

FIGURE 4. Physical dimensions for SMD2 TO-276AC (2N7550U2 and 2N7549U2).



Symbol	Dimensions			
	Inches		Millimeters	
	Min	Max	Min	Max
BL	.685	.695	17.40	17.65
BW	.520	.530	13.21	13.46
LS1	.240 BSC		6.10 BSC	
LS2	.120 BSC		3.05 BSC	
Q1	.035		0.89	
Q2	.050		1.27	
TH	.005	.007	0.127	0.177
TL	.650	.675	16.52	17.14
TW	.095	.105	2.42	2.66
OAH		.150		3.81
OAL	1.985	2.045	50.42	51.94
TERM 1	Drain			
TERM 2	Gate			
TERM 3	Source			

NOTES:
1. Dimensions are in inches.
2. Millimeters are given for general information only.
3. The lid shall be electrically isolated from the drain, gate and source.

* 4. In accordance with ASME Y14.5, diameters are equivalent to ϕx symbology.

FIGURE 5. Physical dimensions, U2 with leaded option (U2L).



Symbol	Dimensions			
	Inches		Millimeters	
	Min	Max	Min	Max
BL	.685	.695	17.40	17.65
CBL	.825	.840	20.96	21.34
CBW	.520	.535	13.21	13.59
OAH	.174	.204	4.42	5.18
OAL	1.109	1.144	28.17	29.06
RH	.009	.015	0.23	0.38
RLW1	.473	.497	12.01	12.62
RLW2	.178	.202	4.52	5.13
RS1	.1475 BSC		3.75 BSC	
RS2	.142	.152	3.61	3.86
* RS3	.040	.060	1.02	1.52
RS4	.093		2.36	
SOH	.005	.015	0.13	0.38
TERM 1	Drain			
TERM 2	Gate			
TERM 3	Source			

NOTES:
1. Dimensions are in inches.
2. Millimeters are given for general information only.
3. The lid shall be electrically isolated from the drain, gate and source.
4. * In accordance with ASME Y14.5, diameters are equivalent to ϕx symbology.

* FIGURE 6. Physical dimensions, U2 with carrier board option (U2S).



* FIGURE 7. Physical dimensions, U2A surface mount.

Symbol	Dimensions			
	Inches		Millimeters	
	Min	Max	Min	Max
BL	.524	.536	13.31	13.61
BL1	.005	.015	0.13	0.38
BW	.524	.536	13.31	13.61
FT1	.075	.085	1.91	2.16
FTS1	.036		0.91	
FTS2	.036		0.91	
FTS3	.030		0.76	
FTS4	.005 TYP		0.127 TYP	
L	.013	.017	0.33	0.43
LH	.013	.017	0.33	0.43
LH1	.02	.023	0.51	0.58
LL1	.25	.26	6.35	6.60
LS1	.07	.08	1.78	2.03
LS2	.125	.135	3.18	3.43
LS3	.125	.145	3.18	3.68
LS4	.040	.050	1.02	1.27
LS5	.170	.190	4.32	4.83
LW1	.345	.355	8.76	9.02
LW2	.045	.055	1.14	1.4
LW3	.195	.205	4.95	5.21
OAH		.26		6.60
OAL	.71 TYP		18.03 TYP	
Q1	.073	.083	1.85	2.11
Q2	.12	.13	3.05	3.3
Q3	.055	.065	1.4	1.65
Q4	.04		1.02	
Q5	.010	.020	.25	.51
RBH	.425	.435	10.8	11.05
RBW	.495	.505	12.57	12.83
R1	.02		0.51	
R2	.025	.035	0.635	0.889
TERM 1	Drain			
TERM 2	Gate			
TERM 3	Source			

NOTES:
1. Dimensions are in inches.
2. Millimeters are given for general information only.

* FIGURE 7. Physical dimensions, U2A surface mount – continued.

2. APPLICABLE DOCUMENTS

2.1 General. The documents listed in this section are specified in sections 3 and 4 of this specification. This section does not include documents cited in other sections of this specification or recommended for additional information or as examples. While every effort has been made to ensure the completeness of this list, document users are cautioned that they must meet all specified requirements of documents cited in sections 3 and 4 of this specification, whether or not they are listed.

2.2 Government documents.

2.2.1 Specifications, standards, and handbooks. The following specifications, standards, and handbooks form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATIONS

MIL-PRF-19500 - Semiconductor Devices, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-750 - Test Methods for Semiconductor Devices.
MIL-STD-883 - Test Method Standard Microcircuits

(Copies of these documents are available online at https://quicksearch.dla.mil/).

2.3 Order of precedence. Unless otherwise noted herein or in the contract, in the event of a conflict between the text of this document and the references cited herein, the text of this document takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 General. The individual item requirements shall be as specified in MIL-PRF-19500 and as modified herein.

3.2 Qualification. Devices furnished under this specification shall be products that are manufactured by a manufacturer authorized by the qualifying activity for listing on the applicable qualified manufacturer's list (QML) before contract award (see 4.2 and 6.3).

3.3 Abbreviations, symbols, and definitions. Abbreviations, symbols, and definitions used herein shall be as specified in MIL-PRF-19500 and as follows.

I_{AS} .... Rated avalanche current, non-repetitive.
nC .... nano Coulomb.

3.4 Interface and physical dimensions. The interface and physical dimensions shall be as specified in MIL-PRF-19500 and on figures 1 (T1, TO-254AA), 2 (D1, TO-254AA, tab-less with formed leads), 3 (D4, TO-254AA, tab-less with straight leads), 4 (U2, surface mount TO-276AC), 5 (U2L, surface mount TO-276AC with additional flat leads added), 6 (U2S, surface mount TO-276AC with additional flat leads added and mounted to a carrier board), and 7 (U2A surface mount) herein.

3.4.1 Lead finish. Lead finish shall be solderable in accordance with MIL-PRF-19500, MIL-STD-750, and herein. Where a choice of lead finish is desired, it shall be specified in the acquisition document (see 6.2).

3.4.2 Internal construction. Multiple chip construction shall not be permitted to meet the requirements of this specification.

3.4.3 Silicone die coat. The use of a silicone die coat requires a successful completion of MIL-STD-883, method 5011 on each silicone lot for its intended applications, and as part of the full MIL-PRF-19500 qualification process.

3.5 Electrostatic discharge sensitive (ESDS). The devices covered by this specification sheet have been classified as ESDS. The devices shall be handled in accordance with the ESD program established to comply with the requirements of MIL-PRF-19500 to avoid damage due to the accumulation of static charge. The following handling practices shall be followed:

a. Devices should be handled on benches with conductive handling devices.

b. Ground test equipment, tools, and personnel handling devices.

c. Do not handle devices by the leads.

d. Store devices in conductive foam or carriers.

e. Avoid use of plastic, rubber, or silk in MOS areas.

f. Maintain relative humidity above 50 percent if practical.

g. Care should be exercised during test and troubleshooting to apply not more than maximum rated voltage to any lead.

h. Gate shall be terminated to source, $R \leq 100$ kΩ, whenever bias voltage is to be applied drain to source.

3.6 Electrical performance characteristics. Unless otherwise specified herein, the electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.

3.7 Electrical test requirements. The electrical test requirements shall be as specified in table I.

3.8 Marking. Marking shall be in accordance with MIL-PRF-19500. At the option of the manufacturer, marking may be omitted from the body, but shall be retained on the initial container.

3.9 Workmanship. Semiconductor devices shall be processed in such a manner as to be uniform in quality and shall be free from other defects that will affect life, serviceability, or appearance.

4. VERIFICATION

4.1 Classification of inspections. The inspection requirements specified herein are classified as follows:

a. Qualification inspection (see 4.2).

b. Screening (see 4.3).

c. Conformance inspection (see 4.4 and tables I and II).

4.2 Qualification inspection. Qualification inspection shall be in accordance with MIL-PRF-19500 and as specified herein.

4.2.1 Group E qualification. Group E inspection shall be performed for qualification or re-qualification only. In case qualification was awarded to a prior revision of the specification sheet that did not request the performance of table III tests, the tests specified in table III herein that were not performed in the prior revision shall be performed on the first inspection lot of this revision to maintain qualification.

4.2.1.1 Lead or carrier attach. For devices that include a lead or carrier attach package configuration qualification shall be performed in accordance with table IV herein, at initial qualification and after process or design changes.

4.2.1.2 Single event effects (SEE). SEE (SEB/SEGR) shall be performed in accordance with TM1080 of MIL-STD-750at initial qualification and after process or design changes which may affect radiation hardness (see table III and table V). Upon qualification, manufacturers shall provide the verification test conditions from section 5 of method 1080 of MIL-STD-750 that were used to qualify the device for inclusion into section 6 of the slash sheet. End-point measurements shall be in accordance with table II. SEE (SEB/SEGR) characterization data shall be made available upon request of the qualifying or acquiring activity.

4.3 Screening (JANS and JANTXV levels only). Screening shall be in accordance with table E-IV of MIL-PRF-19500 and as specified herein. The following measurements shall be made in accordance with table I herein. Devices that exceed the limits of table I herein shall not be acceptable.

Screen (see table E-IV of MIL-PRF-19500) (1) (2)	Measurement	
	JANS level	JANTXV level
(3)	Gate stress test (see 4.3.1)	Gate stress test (see 4.3.1)
(3)	Method 3470 of MIL-STD-750, E_{AS} (see 4.3.2)	Method 3470 of MIL-STD-750, E_{AS} (see 4.3.2)
(4) 3c	Method 3161 of MIL-STD-750, thermal impedance (see 4.3.3)	Method 3161 of MIL-STD-750, thermal impedance (see 4.3.3)
5	Method 2052 of MIL-STD-750, PIND (see MIL-PRF-19500 and 4.3.6)	Not applicable
9	Subgroup 2 of table I herein	Not applicable
10	Method 1042 of MIL-STD-750, test condition B	Method 1042 of MIL-STD-750, test condition B
11	Subgroup 2 of table I herein; ΔI_{GSSF1} = ±20 nA dc or ±100 percent of initial value, whichever is greater. ΔI_{GSSR1} = ±20 nA dc or ±100 percent of initial value, whichever is greater. ΔI_{DSS1} = ±10 µA dc or ±100 percent of initial value, whichever is greater.	Subgroup 2 of table I herein
12	Method 1042 of MIL-STD-750, test condition A	Method 1042 of MIL-STD-750, test condition A
13	Subgroups 2 and 3 of table I herein; ΔI_{GSSF1} = ±20 nA dc or ±100 percent of initial value, whichever is greater. ΔI_{GSSR1} = ±20 nA dc or ±100 percent of initial value, whichever is greater. ΔI_{DSS1} = ±10 µA dc or ±100 percent of initial value, whichever is greater. $\Delta r_{DS(on)1}$ = ±20 percent of initial value. $\Delta V_{GS(TH)1}$ = ±20 percent of initial value.	Subgroup 2 of table I herein; ΔI_{GSSF1} = ±20 nA dc or ±100 percent of initial value, whichever is greater. ΔI_{GSSR1} = ±20 nA dc or ±100 percent of initial value, whichever is greater. ΔI_{DSS1} = ±10 µA dc or ±100 percent of initial value, whichever is greater. $\Delta r_{DS(on)1}$ = ±20 percent of initial value. $\Delta V_{GS(TH)1}$ = ±20 percent of initial value.
17	For TO-254AA packages: Method 1081 of MIL-STD-750 (see 4.3.4), Endpoints: Subgroup 2 of table I herein	For TO-254AA packages: Method 1081 of MIL-STD-750 (see 4.3.4), Endpoints: Subgroup 2 of table I herein

(1) At the end of the test program, I_{GSSF1}, I_{GSSR1}, and I_{DSS1} are measured.
(2) An out-of-family program to characterize I_{GSSF1}, I_{GSSR1}, I_{DSS1}, $V_{GS(th)1}$, and $r_{DS(ON)1}$ shall be invoked.
(3) Shall be performed anytime before screen 9.
(4) Shall be performed anytime after temperature cycling, screen 3a. JANTXV level does not need to be repeated in screening requirements.

4.3.1 Gate stress test. Apply V_{GS} = 30 V minimum for t = 250 μs, minimum.

4.3.2 Single pulse avalanche energy (E_{AS}).

a. Peak current .... $I_{AS} = I_{D1}$.

b. Inductance .... $L = \left[\frac{2E_{AS}}{(I_{D1})^2}\right]\left[\frac{V_{BR} - V_{DD}}{V_{BR}}\right]$ mH minimum.

c. Gate to source resistor R_{GS} .... $25\ \Omega \leq R_{GS} \leq 200\ \Omega$.

d. Supply voltage .... V_{DD} = -50 V dc

e. Initial case temperature .... T_C = +25° C, -5° C, +10° C.

f. Gate voltage .... V_{GS} = -12 V dc.

g. Number of pulses to be applied .... 1 pulse minimum.

4.3.3 Thermal impedance. The thermal impedance measurements shall be performed in accordance with method 3161 of MIL-STD-750 using the guidelines in that method for determining I_M, I_H, t_H, t_{MD}, t_{SW}, (and V_H where appropriate) (see figure 8 herein). See table III, group E, subgroup 4 herein.

4.3.4 Dielectric withstanding voltage.

a.	Magnitude of test voltage	900 V dc.
b.	Duration of application of test voltage	15 seconds (min).
c.	Points of application of test voltage	All leads to case (bunch connection).
d.	Method of connection	Mechanical.
e.	Kilovolt-ampere rating of high voltage source	1,200 V/1.0 mA (min).
f.	Maximum leakage current	1.0 mA.
g.	Voltage ramp up time	500 V/second.

4.3.5 Lead or carrier attach screening (All quality levels). All surface mount devices with added leads or carrier boards shall be screened as specified herein.

Screen	MIL-STD-750	
	Method	Conditions
1. Hermetic seal 1/ a. Fine Leak b. Gross Leak	1071	
2. Thermal response (see 4.3.3) A2 dc Electrical 2/ 3/	3161	Read and Record.
3. X-Radiography	2076	The solder material coverage at the package lead pad/SMD carrier sub interfaces shall be 85% minimum
4. External visual examination	2071	Cracks or separation of materials shall not be evident on any device after the SMD lead attach assembly operation. Pad and Isolation areas shall be free from foreign matter and extraneous solder. Solder filet coverage at the lead/package lead pad interfaces, along all visible sides, minimum of 75% solder fillet coverage.
5a. Physical dimensions	2066	6 piece sample, each device shall meet the requirements specified in figure 5 and 6.
5b. Terminal strength	2036	3 piece sample.

1/ Evaluation of surface sorption in accordance with method 1071 shall be performed.
2/ Only DC electrical test specified herein.
3/ When lead carrier bend is requested, the electrical test is performed prior to the bend process

4.3.6 PIND. Not applicable in screening when devices are processed using alternative method and flow requirements approved by the qualifying activity, that includes incorporating the use of certified clean processing and silicone die coat. Instead, the PIND test performance shall be performed in group B3 and group C3, on a lot sample basis. PIND failures detected in group B or C will represent lot jeopardy and shall be evaluated for root cause and lot integrity.

4.4 Conformance inspection. Conformance inspection shall be in accordance with MIL-PRF-19500 and as specified herein.

4.4.1 Group A inspection. Group A inspection shall be conducted in accordance with table E-V of MIL-PRF-19500 and table I herein.

4.4.2 Group B inspection. Group B inspection shall be conducted in accordance with the conditions specified for subgroup testing in table E-VIA (JANS) and table E-VIB (JANTXV) of MIL-PRF-19500, and as follows.

4.4.2.1 Quality level JANS, table E-VIA of MIL-PRF-19500.

Subgroup	Method	Condition
B3	1051	Test condition G, 100 cycles.
B3	2077	SEM (scanning electron microscope).
B3	2052	PIND, required if not performed in screening. (22 devices, c = 0 for large lots, 12 devices, c = 0 for small lots).
B4	1042	Intermittent operation life, condition D. No heat sink or forced-air cooling on the device shall be permitted during the on cycle. t_{on} = 30 seconds minimum.
B5	1042	Accelerated steady-state gate bias, condition B, V_{GS} = rated; T_A = +175°C, t = 24 hours minimum; or T_A = +150°C, t = 48 hours minimum.
B5	1042	Accelerated steady-state reverse bias, condition A, V_{DS} = rated; T_A = +175°C, t = 120 hours minimum; or T_A = +150°C, t = 240 hours minimum.
B5	2037	Bond strength, test condition D.

4.4.2.2 Quality level JANTXV, table E-VIB of MIL-PRF-19500.

Subgroup	Method	Condition
B2	1051	Test condition G, 25 cycles.
B3	1042	Intermittent operation life, condition D. No heat sink or forced-air cooling on the device shall be permitted during the on cycle. t_{on} = 30 seconds minimum.
B5 and B6		Not applicable.

4.4.3 Group C inspection. Group C inspection shall be conducted in accordance with the conditions specified for subgroup testing in table E-VII of MIL-PRF-19500 and as follows.

Subgroup	Method	Condition
C2	2036	Test condition A; weight = 10 pounds; t = 15 s, not applicable to 2N7550U2, U2L, U2S, and 2N7549U2, U2L, U2S.
C3	2052	PIND, required if not performed in screening. (22 devices, c = 0 for large lots, 12 devices, c = 0 for small lots).
C5	3161	See 4.3.3, $R_{\theta JC(max)}$ = 0.60 °C/W (D1, D4, T1) or 0.50 ºC/W (U2, U2A). or 1.50 ºC/W (U2L, U2S).
C6	1042	Intermittent operation life, condition D. No heat sink or forced-air cooling on the device shall be permitted during the on cycle. t_{on} = 30 seconds minimum.

4.4.4 Group D inspection. Group D inspection shall be conducted in accordance with table E-VIII of MIL-PRF-19500 and table II herein.

4.4.5 Group E inspection. Group E inspection shall be conducted in accordance with the conditions specified for subgroup testing in table E-IX of MIL-PRF-19500 and as specified in table III (and table IV as applicable) herein.

4.5 Methods of inspection. Methods of inspection shall be as specified in the appropriate tables and as follows.

4.5.1 Pulse measurements. Conditions for pulse measurement shall be as specified in section 4 of MIL-STD-750.

TABLE I. Group A inspection.

Inspection 1/ 2/	MIL-STD-750		Symbol	Limits		Unit
	Method	Conditions		Min	Max	
Subgroup 1						
Visual and mechanical inspection	2071					
Subgroup 2						
Thermal impedance 3/	3161	See 4.3.3	$Z_{\theta JC}$			°C/W
Breakdown voltage, drain to source	3407	V_{GS} = 0 V dc, I_D = -1 mA dc, bias condition C	$V_{(BR)DSS}$			
2N7550D1, D4, T1 and U2				-100		V dc
2N7549D1, D4, T1 and U2				-200		V dc
Gate to source voltage (threshold)	3403	$V_{DS} \geq V_{GS}$, I_D = -1 mA dc	$V_{GS(th)1}$	-2.0	-4.0	V dc
Gate reverse current	3411	V_{GS} = +20 V dc, bias condition C, V_{DS} = 0	I_{GSSF1}		+100	nA dc
Gate reverse current	3411	V_{GS} = -20 V dc, bias condition C, V_{DS} = 0	I_{GSSR1}		-100	nA dc
Drain current	3413	V_{GS} = 0 V dc, bias condition C, V_{DS} = 80 percent of rated V_{DS}	I_{DSS1}		-10	µA dc
Static drain to source on-state resistance	3421	V_{GS} = -12 V dc, condition A, pulsed (see 4.5.1), $I_D = I_{D2}$	$r_{DS(on)1}$			
2N7550D1, D4, T1					0.050	Ω
2N7550U2					0.049	Ω
2N7549D1, D4, T1					0.103	Ω
2N7549U2					0.102	Ω
Forward voltage	4011	Condition A, $I_D = I_{D1}$, V_{GS} = 0 V dc	V_{SD}		-5.0	V
Subgroup 3						
High-temperature operation:		$T_C = T_J$ = +125°C				
Gate reverse current	3411	V_{GS} = -20 V dc and +20 V dc, bias condition C, V_{DS} = 0	I_{GSS2}		± 200	nA dc
Drain current	3413	V_{GS} = 0 V dc, bias condition C, V_{DS} = 80 percent of rated V_{DS}	I_{DSS2}		-25	µA dc

See footnotes at end of table.

TABLE I. Group A inspection - Continued.

Inspection 1/ 2/	MIL-STD-750		Symbol	Limits		Unit
	Method	Conditions		Min	Max	
Subgroup 3 - continued						
High-temperature operation:		$T_C = T_J = +125°C$				
Static drain to source on-state resistance	3421	V_{GS} = -12 V dc, condition A, pulsed (see 4.5.1), $I_D = I_{D2}$	$r_{DS(on)3}$			
2N7550D1, D4, T1					0.100	Ω
2N7550U2					0.098	Ω
2N7549D1, D4, T1					0.206	Ω
2N7549U2					0.204	Ω
Gate to source voltage (threshold)	3403	$V_{DS} \geq V_{GS}$, I_D = -1 mA dc	$V_{GS(th)2}$	-1.0		V dc
Low-temperature operation:		$T_C = T_J = -55°C$				
Gate to source voltage (threshold)	3403	$V_{DS} \geq V_{GS}$, I_D = -1 mA dc	$V_{GS(th)3}$		-5.0	V dc
Subgroup 4						
Forward transconductance	3475	I_D = rated I_{D2}, V_{DD} = -15 V (see 4.5.1)	g_{FS}			
2N7550D1, D4, T1 and U2				24		S
2N7549D1, D4, T1 and U2				23		S
Switching time test	3472	I_D = rated I_{D1}, V_{GS}= -12 V dc, R_G = 1.2 Ω (T1) or 2.35 Ω (U2), V_{DD} = 50 percent of rated V_{DS}				
Turn-on delay time			$t_{d(on)}$		35	ns
Rise time			t_r			
2N7550D1, D4, T1 and U2					100	ns
2N7549D1, D4, T1 and U2					100	ns
Turn-off delay time			$t_{d(off)}$		100	ns
Fall time			t_f		120	ns

See footnotes at end of table.

TABLE I. Group A inspection - Continued.

Inspection 1/ 2/	MIL-STD-750		Symbol	Limits		Unit
	Method	Conditions		Min	Max	
Subgroup 5						
Safe operating area test (high voltage)	3474	See figure 10; t_p = 10 ms, V_{DS} = 80 percent of rated V_{DS}				
Electrical measurements		See table I, subgroup 2 herein.				
Subgroup 6						
Not applicable						
Subgroup 7						
Gate charge	3471	Condition B	$Q_{G(on)}$			
2N7550D1, D4, T1 and U2					170	nC
2N7549D1, D4, T1 and U2					180	nC
On-state gate charge			Q_{GS}			
2N7550D1, D4, T1 and U2					65	nC
2N7549D1, D4, T1 and U2					75	nC
Gate to drain charge			Q_{GD}			
2N7550D1, D4, T1 and U2					30	nC
2N7549D1, D4, T1 and U2					50	nC
Reverse recovery time	3473	Condition A, di/dt ≤ 100A/µs, V_{DD} ≤ 50 V, $I_D = I_{D1}$	t_{rr}			
2N7550D1, D4, T1					200	ns
2N7550U2					230	ns
2N7549D1, D4, T1					300	ns
2N7549U2					450	ns

1/ For sampling plan, see MIL-PRF-19500.
2/ Unless otherwise specified, electrical characteristics, ratings, and conditions for “U2A”, “U2L”, and “U2S” suffix devices are identical to the corresponding “U2” suffix devices.
3/ For end-point measurements, this test is required for the following subgroups:
Group B, subgroups 2 and 3 (JANTXV).
Group B, subgroups 3 and 4 (JANS).
Group C, subgroup 2 and 6.
Group E, subgroup 1.

TABLE II. Group D inspection.

Inspection 1/ 2/ 3/ 4/	MIL-STD-750 Method	MIL-STD-750 Conditions	Symbol	Pre-irradiation limits R, F Min	Pre-irradiation limits R, F Max	Post-irradiation limits R Min	Post-irradiation limits R Max	Post-irradiation limits F Min	Post-irradiation limits F Max	Unit
Subgroup 1										
Not applicable										
Subgroup 2		T_C = +25°C								
Steady-state total dose irradiation (V_{GS} bias) 5/	1019	Condition A, V_{GS} = -12V V_{DS} = 0								
Steady-state total dose irradiation (V_{DS} bias) 5/	1019	Condition A, V_{GS} = 0 V_{DS} = 80 percent of rated V_{DS} (pre-irradiation)								
End-point electricals:										
Breakdown voltage, drain to source	3407	V_{GS} = 0 I_D = -1 mA bias cond. C	$V_{(BR)DSS}$							
2N7550D1, D4, T1, U2				-100		-100		-100		V dc
2N7549D1, D4, T1, U2				-200		-200		-200		V dc
Gate to source voltage (threshold)	3403	$V_{DS} \geq V_{GS}$	V_{GSth1}	-2.0	-4.0	-2.0	-4.0	-2.0	-5.0	V dc
Gate reverse current	3411	V_{GS} = -20 V V_{DS} = 0 bias cond. C	I_{GSSR1}		-100		-100		-100	nA dc
Gate forward current	3411	V_{GS} = 20 V, V_{DS} = 0 bias cond. C	I_{GSSF1}		100		100		100	nA dc
Drain current	3413	V_{GS} = 0 bias cond. C V_{DS} = 80 percent of rated V_{DS} (pre-irradiation)	I_{DSS1}		-10		-10		-10	µA dc

See footnotes at end of table.

TABLE II. Group D inspection - Continued.

Inspection 1/ 2/ 3/ 4/	MIL-STD-750		Symbol	Pre-irradiation limits R, F		Post-irradiation limits R		Post-irradiation limits F		Unit
	Method	Conditions		Min	Max	Min	Max	Min	Max	
Subgroup 2 - Continued:										
Static drain to source on-state voltage	3405	V_{GS} = -12 V cond. A pulsed (see 4.5.1) I_D= I_{D2}	V_{DSon1}							
2N7550D1, D4, T1					1.425		1.425		1.425	V dc
2N7550U2					1.500		1.500		1.500	V dc
2N7549D1, D4, T1					1.957		1.957		1.957	V dc
2N7549U2					2.163		2.163		2.163	V dc
Forward voltage source to drain diode	4011	V_{GS} = 0, condition A, I_D = I_{D1}	V_{SD}		-5.0		-5.0		-5.0	V dc

1/ For sampling plan, see MIL-PRF-19500.
2/ Group D qualification may be performed anytime prior to lot formation. Wafers qualified to these group D QCI requirements may be used for any other specification sheet utilizing the same die design.
3/ At the manufacturer's option, group D samples need not be subjected to the screening tests, and may be assembled in its qualified package or in any qualified package that the manufacturer has data to correlate the performance to the designated package.
4/ Unless otherwise specified, electrical characteristics, ratings, and conditions for "U2A", "U2L" and "U2S" suffix devices are identical to the corresponding "U2" suffix devices.
5/ Separate samples shall be pulled for each bias. Devices supplied to this specification sheet have been characterized through levels R and F of irradiation. Pre and Post irradiation values are identical unless otherwise specified in Table II. When performing post irradiation electrical measurements for any RHA level, T_A = +25°C (see 1.6 herein).

TABLE III. Group E inspection (all quality levels) for qualification or re-qualification only.

Inspection	MIL-STD-750		Sample plan
	Method	Conditions	
Subgroup 1			45 devices c = 0
Temperature cycling	1051	Test condition G, 500 cycles	
Hermetic seal Fine leak Gross leak	1071	As applicable	
Electrical measurements		See table I, subgroup 2	
Subgroup 2 1/			45 devices c = 0
Steady-state gate bias	1042	Test condition B; 1,000 hours	
Electrical measurements		See table I, subgroup 2	
Steady-state reverse bias	1042	Test condition A; 1,000 hours	
Electrical measurements		See table I, subgroup 2	
Subgroup 4			Sample size N/A
Thermal impedance curves		See MIL-PRF-19500.	
Subgroup 10			22 devices c = 0
Commutating diode for safe operating area test procedure for measuring dv/dt during reverse recovery of power MOSFET transistors or insulated gate bipolar transistors	3476	Test conditions shall be derived by the manufacturer	
Subgroup 11			3 devices
SEE 2/ 3/	1080	See MIL-STD-750 method 1080 and 6.2.	

1/ A separate sample for each test shall be pulled.
2/ Group E qualification of SEE (SEB and SEGR) effect testing may be performed prior to lot formation. Qualification may be extended to other specification sheets utilizing the same structurally identical die design.
3/ Device qualification to a higher level LET values of SEB and SEGR is sufficient to qualify all lower level LETs.

TABLE IV. Lead alternation qualification inspection requirements.

Inspections 1/	MIL-STD-750		Sample size
	Method	Conditions	
Subgroup 1			6 devices, c = 0
Temperature cycle	1051	100 Temp cycles, test condition G or maximum storage temperature.	
Hermetic seal Fine leak Gross leak	1071		
A2 dc electrical		Read and record.	
Thermal response	3161		
External visual examination	2071	Cracks or separation of materials shall not be evident on test samples.	
Subgroup 2			6 devices, c = 0
Intermittent operating life	1042	Condition D; 6,000 cycles.	
A2 dc electrical		Read and record.	
Thermal response	3161		
External visual examination	2071	Cracks or separation of materials shall not be evident on test samples.	
Subgroup 3			6 devices, c = 0
Terminal strength	2036	Tension; Condition A 10lbs for 10 seconds Fatigue; Condition E 3 arcs of 90 +/−5 degrees each 8.0 oz.	
A2 dc electrical		Read and record.	
External visual examination	2071	Cracks or separation of materials shall not be evident on test samples.	

1/ Qualification samples performed on non-formed leaded devices.

2N7550D1, D4, **& 2N7549D1,** D4,
2N7550T1 & 2N7549T1



2N7550U2, U2A, U2L, U2S & 2N7549U2, U2A, U2L, U2S



FIGURE 8. Thermal impedance curves.



FIGURE 9. Maximum drain current versus case temperature graphs.



2N7550D1, D4, **T1**



2N7550U2, U2A, U2L, U2S

FIGURE 10. Safe operating area graphs.



2N7549D1, D4, **T1**



2N7549U2, U2A, U2L, U2S

FIGURE 10. Safe operating area graphs – Continued.

5. PACKAGING

5.1 Packaging. For acquisition purposes, the packaging requirements shall be as specified in the contract or order (see 6.2). When packaging of materiel is to be performed by DoD or in-house contractor personnel, these personnel need to contact the responsible packaging activity to ascertain packaging requirements. Packaging requirements are maintained by the Inventory Control Point's packaging activities within the Military Service or Defense Agency, or within the Military Service's system commands. Packaging data retrieval is available from the managing Military Department's or Defense Agency's automated packaging files, CD-ROM products, or by contacting the responsible packaging activity.

6. NOTES

(This section contains information of a general or explanatory nature that may be helpful, but is not mandatory. The notes specified in MIL-PRF-19500 are applicable to this specification.)

6.1 Intended use. Semiconductors conforming to this specification are intended for original equipment design applications and logistic support of existing equipment.

6.2 Acquisition requirements. Acquisition documents should specify the following:

a. Title, number, and date of this specification.

b. Packaging requirements (see 5.1).

c. Lead finish (see 3.4.1).

d. The complete PIN, see 1.5 and 6.5.

e. For acquisition of RHA designated devices, table II, subgroup 1 testing of group D herein is optional. If subgroup 1 is desired, it should be specified in the contract.

f. If specific SEE characterization conditions are desired (see section 6.8 and table V), manufacturer's cage code should be specified in the contract or order.

g. If SEE testing data is desired, it should be specified in the contract or order.

6.3 Qualification. With respect to products requiring qualification, awards will be made only for products which are, at the time of award of contract, qualified for inclusion in Qualified Manufacturers List (QML 19500) whether or not such products have actually been so listed by that date. The attention of the contractors is called to these requirements, and manufacturers are urged to arrange to have the products that they propose to offer to the Federal Government tested for qualification in order that they may be eligible to be awarded contracts or orders for the products covered by this specification. Information pertaining to qualification of products may be obtained from DLA Land and Maritime, ATTN: VQE, P.O. Box 3990, Columbus, OH 43218-3990 or e-mail vqe.chief@dla.mil. An online listing of products qualified to this specification may be found in the Qualified Products Database (QPD) at https://qpldocs.dla.mil.

6.4 PIN construction example. The PINs for encapsulated devices are construction using the following form.



6.5 List of PINs. The following is a list of PINs available on this specification sheet.

PINs for devices of the "TXV" quality level	PINs for devices of the "TXV" quality level with RHA (1)	PINs for devices of the "S" quality level	PINs for devices of the "S" quality level with RHA (1)
JANTXV2N7549D1 (1)		JANS2N7549D1 (1)	
JANTXV2N7549D4		JANS2N7549D4	JANSF2N7549D4
JANTXV2N7549T1 (1)		JANS2N7549T1 (1)	JANSH2N7549T1 (1)
			JANSF2N7549T1
			JANSR2N7549T1 (1)
JANTXV2N7549U2 (1)		JANS2N7549U2 (1)	JANSR2N7549U2
			JANSF2N7549U2
JANTXV2N7549U2A (1)		JANS2N7549U2A (1)	JANSR2N7549U2A
JANTXV2N7549U2L (1)		JANS2N7549U2L (1)	
JANTXV2N7549U2S (1)		JANS2N7549U2S (1)	
JANTXV2N7550D1 (1)		JANS2N7550D1 (1)	JANSF2N7550D1
JANTXV2N7550D4		JANS2N7550D4	JANSF2N7550D4
JANTXV2N7550T1 (1)	JANTXVR2N7550T1	JANS2N7550T1 (1)	JANSR2N7550T1
			JANSF2N7550T1 (1)
JANTXV2N7550U2 (1)		JANS2N7550U2 (1)	JANSR2N7550U2
			JANSF2N7550U2 (1)
JANTXV2N7550U2A (1)		JANS2N7550U2A (1)	JANSR2N7550U2A
JANTXV2N7550U2L (1)		JANS2N7550U2L (1)	
JANTXV2N7550U2S (1)		JANS2N7550U2S (1)	

(1) Not available from current approved sources of supply (see QPDISS for availability).
(2) DLA Land and Maritime maintains an online database of all current sources of supply at https://landandmaritimeapps.dla.mil/Downloads/QPLQML/19500/QPDSIS_19500.pdf/.

6.6 Cross-reference list. The following table shows the generic P/N and its associated military P/N (without JAN and RHA prefix). Devices covered by this specification are substitutable for the manufacturer's and user's PIN. This information in no way implies that manufacturer's PIN's are suitable for the military PIN.

Preferred types (military PIN)	Generic PIN		
	TO-254AA	TO-276AC (SMD2)	SupIR-SMD
2N7550T1	IRHMS59_160		
2N7550U2		IRHNA59_160	
2N7549T1	IRHMS59_260		
2N7549U2		IRHNA59_260	
2N7550U2A			IRHN59_160
2N7549U2A			IRHN59_260

6.7 JANC die versions. The JANHC and JANKC die versions of these devices are covered under specification sheet MIL-PRF-19500/741.

6.8 Application data.

6.8.1 Manufacturer specific irradiation data. Each manufacturer qualified to this slash sheet has characterized its devices to the requirements of MIL-STD-750 method 1080 and as specified herein. Since each manufacturer's characterization conditions can be different and can vary by the version of method 1080 qualified to, the MIL-STD-750 method 1080 revision version date and conditions used by each manufacturer for characterization have been listed here (see table V) for information only. SEE conditions and figures listed in section 6 are current as of the date of this specification sheet, please contact the manufacturer for the most recent conditions.

TABLE V. Manufacturers characterization conditions .

	Manufacturers CAGE	Inspection	MIL-STD-750		Sample Plan
			Method	Conditions	
*	69210	SEE 1/	1080.0	See MIL-STD-750 method 1080	3 devices
		Pre-SEB/SEGR Electrical measurements		I_{GSSF1}, I_{GSSR1}, and I_{DSS1} in accordance with table I, subgroup 2	
		SEE irradiation		Fluence = 3E5 ions/cm2, Flux = 2E3 to 2E4 ions/cm2/sec, Temperature = 25 ±5 °C Surface LET = 38 MeV-cm2/mg, range = 35 µm, Kr energy = 270 MeV	
		2N7549D4, T1, U2, U2A		In situ bias conditions: VDS = -200 V and VGS = 15 V VDS = -75 V and VGS = 20 V	
		2N7550D4, T1, U2, U2A		In situ bias conditions: VDS = -100 V and VGS = 20 V (nominal 3.86 MeV/nucleon at Brookhaven National Lab Accelerator)	
		Post SEB/SEGR Electrical Measurement		I_{GSSF1}, I_{GSSR1}, and I_{DSS1} in accordance with table I, subgroup 2	
*		SEE 1/	1080.0	See MIL-STD-750 method 1080	3 devices
		Pre SEB/SEGR Electrical measurements		I_{GSSF1}, I_{GSSR1}, and I_{DSS1} in accordance with table I, subgroup 2	
		SEE irradiation		Fluence = 3E5 ±20 percent ions/cm2, Flux = 2E3 to 2E4 ions/cm2/sec, Temperature = 25 ±5 °C Surface LET = 61 MeV-cm2/mg, range = 31 µm, Xe energy = 330 MeV	
		2N7549D4, T1, U2, U2A		In situ bias conditions: VDS = -200 V and VGS = 10 V VDS = -50 V and VGS = 15 V	
		2N7550D4, T1, U2, U2A		In situ bias conditions: VDS = -100 V and VGS = 15 V VDS = -25 V and VGS = 20 V (nominal 2.92 MeV/nucleon at Brookhaven National Lab Accelerator)	
		Post SEB/SEGR Electrical Measurement		I_{GSSF1}, I_{GSSR1}, and I_{DSS1} in accordance with table I, subgroup 2	

TABLE V. Manufacturers characterization conditions - Continued

Manufacturers CAGE	Inspection	MIL-STD-750		Sample Plan
		Method	Conditions	
* 69210	SEE 1/	1080.0	See MIL-STD-750 method 1080	3 devices
	Pre SEB/SEGR Electrical measurements		I_{GSSF1}, I_{GSSR1}, and I_{DSS1} in accordance with table I, subgroup 2	
	SEE irradiation		Fluence = 3E5 ±20 percent ions/cm2, Flux = 2E3 to 2E4 ions/cm2/sec, Temperature = 25 ±5 °C Surface LET = 84 MeV-cm2/mg, range =28 µm, Au energy = 350 MeV	
	2N7549D4, T1, U2, U2A		In situ bias conditions: V_{DS} = -200 V and V_{GS} = 10 V V_{DS} = -35 V and V_{GS} = 15 V	
	2N7550D4, T1, U2, U2A		In situ bias conditions: V_{DS} = -100 V and V_{GS} = 10 V V_{DS} = -30 V and V_{GS} = 15 V (nominal 1.98 MeV/nucleon at Brookhaven National Lab Accelerator)	
	Post SEB/SEGR Electrical Measurement		I_{GSSF1}, I_{GSSR1}, and I_{DSS1} in accordance with table I, subgroup 2	
Upon qualification, all manufacturers will provide the verification test conditions to be added to this table.				

1/ I_{GGSF1}, I_{GGSR1}, I_{DSS1} are examined before and following SEE (SEB/SEGR) heavy ion irradiation to determine acceptability for each bias condition. Other test conditions in accordance with table I, subgroup 2, may be performed at the manufacturer's option.

2/ Manufacturer performed heavy ion SEE(SEB/SEGR) test at Brookhaven Radiation Effects Facility for the MOSFET technology devices in accordance with TM1080 of MIL-STD-750. No single event burnout (SEB) and Single event gate rupture(SEGR) were observed to surface LET as stated above table V and safe operating area (see figure 11). Limits are characterized at initial qualification and after any design or process changes which may affect the SEE(SEB/SEGR) characteristics. For more information on SEE (SEB/SEGR) test results, customers are requested to contact the manufacturer.

Typical SEB/SEGR RESPONSE

For Device type 2N7549



For Device type 2N7550



Figure 11. SEB/SEGR safe operating area graph.

6.9 Request for new types and configurations. Requests for new device types or configurations for inclusions in this specification sheet should be submitted to: DLA Land and Maritime, ATTN: VAC, Post Office Box 3990, Columbus, OH 43218-3990 or by electronic mail at Semiconductor@dla.mil or by facsimile (614) 693-6939 or DSN 850-6939.

6.10 Amendment notations. The margins of this specification are marked with asterisks to indicate modifications generated by this amendment. This was done as a convenience only and the Government assumes no liability whatsoever for any inaccuracies in these notations. Bidders and contractors are cautioned to evaluate the requirements of this document based on the entire content irrespective of the marginal notations and relationship to the last previous issue.

Custodians:
Army - CR
Navy - SH
Air Force - 85
NASA - NA
DLA - CC

Preparing activity:
DLA - CC

(Project 5961-2021-079)

Review activities:
Air Force - 19

NOTE: The activities listed above were interested in this document as of the date of this document. Since organizations and responsibilities can change, you should verify the currency of the information above using the ASSIST Online database at https://assist.dla.mil/.